AD-A207 865

3. Recipient's Accession N

4. Title and Subtitle

REPORT DOCUMENTATION 1.

Defense Communications Agency Circular

• Defense Data Network

C/30E Physical Layer Interface Guide

7. Author(s)

9. Performing Organization Name and Address

Defense Communications Agency

Defense Communications Engineering Center

Code R620

1860 Wiehle Avenue

Reston, VA 22090-5500

12. Sponsoring Organization Name and Address

Defense Communications Agency

Defense Communications Engineering Center

1860 Wiehle Avenue

Reston, VA 22090-5500

15. Supplementary Notes

Will be published as a final document at a later date.

5. Report Date

30 Jan 89 DOP

6.

8. Performing Organization Rept. No.

DCAC 350-180-()

10. Project/Task/Work Unit No.

11. Contract(C) or Grant(G) No.

(C) N/A

(G

13. Type of Report & Period Covered

DRAFT

14.

16. Abstract (Limit: 200 words)

This draft circular prescribes the policy, assigns the responsibility, and identifies the requirements for connecting an X.25 host to a C/30E Packet Switched Node (PSN) on the Defense Data Network by means of a MIL-STD-188-114 (balanced), EIA-232-D, or V.35 interface. The circular also identifies the requirements for connecting one C/30E PSN to another. This circular will be published in final form at a later date.

17. Document Analysis a. Descriptors
Defense Data Network
Protocol (Computers)
Physical Layer

b. Identifiers/Open-Ended Terms RS-449/422 or RS-449/423 RS-232-D Mi1-STD-188-114

c. COSATI Field/Group

18. Availability Statement

Unlimited Release

19. Security Class (This Report)
Unclassified
20. Security Class (This Report)

20. Security Class (This Page)
Unclassified

21. No. of Pages

22. Price

(See ANSI-Z39.18)

See Instructions on Reverse

OPTIONAL FORM 272 (4-77) (Formerly NTIS-35) Department of Commerce

DO NOT PRINT THESE INSTRUCTIONS AS A PAGE IN A REPORT

INSTRUCTIONS

Optional Form 272, Report Documentation Page is based on Guidelines for Format and Production of Scientific and Technical Reports, ANSI Z39.18—1974 available from American National Standards Institute, 1430 Broadway, New York, New York 10018. Each separately bound report—for example, each volume in a multivolume set—shall have its unique Report Documentation Page.

- Report Number. Each individually bound report shall carry a unique alphanumeric designation assigned by the performing organization or provided by the sponsoring organization in accordance with American National Standard ANSI Z39.23–1974, Technical Report Number (STRN). For registration of report code, contact NTIS Report Number Clearinghouse, Springfield, VA 22161. Use uppercase letters, Arabic numerals, slashes, and hyphens only, as in the following examples: FASEB/NS-75/87 and FAA/RD-75/09.
- 2. Leave blank.
- 3. Recipient's Accession Number. Reserved for use by each report recipient.
- 4. Title and Subtitle. Title should indicate clearly and briefly the subject coverage of the report, subordinate subtitle to the main title. When a report is prepared in more than one volume, repeat the primary title, add volume number and include subtitle for the specific volume.
- 5. Report Date. Each report shall carry a date indicating at least month and year. Indicate the basis on which it was selected (e.g., date of issue, date of approval, date of preparation, date published).
- 6. Sponsoring Agency Code. Leave blank.
- 7. Author(s). Give name(s) in conventional order (e.g., John R. Doe, or J. Robert Doe). List author's affiliation if it differs from the performing organization.
- 8. Performing Organization Report Number. Insert if performing organization wishes to assign this number.
- 9. Performing Organization Name and Mailing Address. Give name, street, city, state, and ZIP code. List no more than two levels of an organizational hierarchy. Display the name of the organization exactly as it should appear in Government indexes such as Government Reports Announcements & Index (GRA & I).
- 10. Project/Task/Work Unit Number. Use the project, task and work unit numbers under which the report was prepared.
- 11. Contract/Grant Number. Insert contract or grant number under which report was prepared.
- 12. Sponsoring Agency Name and Mailing Address. Include ZIP code. Cite main sponsors.
- 13. Type of Report and Period Covered. State interim, final, etc., and, if applicable, inclusive dates.
- 14. Performing Organization Code. Leave blank.
- 15. Supplementary Notes. Enter information not included elsewhere but useful, such as: Prepared in cooperation with . . . Translation of . . . Presented at conference of . . . To be published in . . . When a report is revised, include a statement whether the new report supersedes or supplements the older report.
- 16. Abstract. Include a brief (200 words or less) factual summary of the most significant information contained in the report. If the report contains a significant bibliography or literature survey, mention it here.
- 17. Document Analysis. (a). Descriptors. Select from the Thesaurus of Engineering and Scientific Terms the proper authorized terms that identify the major concept of the research and are sufficiently specific and precise to be used as index entries for cataloging.
 - (b). Identifiers and Open-Ended Terms. Use identifiers for project names, code names, equipment designators, etc. Use open-ended terms written in descriptor form for those subjects for which no descriptor exists.
 - (c). COSATI Field/Group. Field and Group assignments are to be taken from the 1964 COSATI Subject Category List. Since the majority of documents are multidisciplinary in nature, the primary Field/Group assignment(s) will be the specific discipline, area of human endeavor, or type of physical object. The application(s) will be cross-referenced with secondary Field/Group assignments that will follow the primary posting(s).
- 18. Distribution Statement. Denote public releasability, for example "Release unlimited", or limitation for reasons other than security. Cite any availability to the public, with address, order number and price, if known.
- 19. & 20. Security Classification. Enter U.S. Security Classification in accordance with U.S. Security Regulations (i.e., UNCLASSIFIED).
- 21. Number of pages. Insert the total number of pages, including introductory pages, but excluding distribution list, if any.
- 22. Price. Enter price in paper copy (PC) and/or microfiche (MF) if known.



DEFENSE COMMUNICATIONS AGENCY

DEFENSE DATA NETWORK

C/30E PHYSICAL LAYER INTERFACE GUIDE

Acces	sion For						
NTIS	GRA&I						
DTIC TAB							
Unanı	nounced 🔲						
Just	ification						
By Dist	ribution/						
Ava	ilability Codes						
	Avail and/or						
Dist	Special						
•							
1-							
П	1						

GENERAL INFORMATION C/30E Physical Level Interface Guide

- 1. Purpose. This Circular prescribes the policy, assigns the responsibility, and identifies the requirements for connecting an X.25 host to a C/30E PSN by means of a MIL-STD-188-114 (balanced), EIA-232-D, or V.35 interface. This Circular also identifies the requirements for connecting one C/30E PSN to another by means of a MIL-STD-188-114 (balanced), EIA-232-D, or V.35 interface, as well as for the BELL 303 interface. Keywork DIGMAL COMPUTERS,
- 2. Applicability. This Circular applies to Headquarters, DCA, and all subordinate and affiliate activities, and all military departments and Government agencies using or requesting DDN access.

3. References.

- a. Military Standard 188-114; "Electrical Characteristics of Digital Interface Circuits," 24 March 1976.
- b. EIA Standard 449; "General Purpose 37-Position and 9-Position Interface for Data Terminal Equipment and Data Circuit-Terminating Equipment Employing Serial Binary Data Interchange," November 1977.
- c. EIA Standard 232-D; "Interface between Data Terminal Equipment and Data Circuit-Terminating Equipment Employing Serial Binary Data Interchange," December 1985.
- d. International Standard ISO 2593; "Connector Pin Allocations for Use with High-Speed Data Terminal Equipment," 1973-03-01 (First Edition).
- e. Bell System Technical Reference; "Wideband Data Stations 303-Type," August 1966.
- f. EIA Standard 530; "Interface between Data Terminal Equipment and Data Circuit-Terminating Eqipment Employing Serial Binary Data Interchange," March 1987.
- 4. <u>Definitions</u>. The following definitions are pertinent to this Circular.
- a. <u>C/30E</u>. X.25-based communication processor made by BBN Communications Corporation. Used in Packet-Switching Network applications.
 - b. <u>DCE</u>. Data Circuit-Terminating Equipment.
 - c. DC-37P. 37-pin male connector.
 - d. DC-37S. 37-pin female connector.
 - e. DDN. Defense Data Network.

- f. <u>DPPC</u>. Digital Patch Panel connected between the DCE and the encryption device.
- g. <u>DPPE</u>. Digital Patch Panel connected between the DTE and the encryption device.
 - h. <u>DTE</u>. Data Terminal Equipment.
 - i. EIA. Electronic Industries Association.
 - j. <u>EMI</u>. Electromagnetic Interference.
- k. <u>FDBCLK</u>. MSYNC-driven clock-sourcing MIL-STD-188-114 adapter (fantail) containing EIA-449 connectors. The FDBCLK fantail can be used to surce clock.
- 1. <u>FDB3</u>. MSYNC-driven MIL-STD-188-114 fantail containing EIA-449 connectors. FDB3 cannot provide clock.
 - m. FD4. Fantail containing EIA-232-D connectors.
- n. $\overline{\text{FPA}}$. Fixed Plant Adapters: Complete assembly consisting of two KGABs, space for two KG-84As, and one FPA shelf that supports the assembly in the encryption cabinet.
- o. <u>KGAB</u>. Interfaces a KG-84A with a communications line by providing for cable termination, filter isolation, and update counter support.
- p. <u>KG-84A</u>. Provides standard link encryption to all interswitch trunks and host access lines on the MILNET. Not used for collocated equipment.
- q. <u>MII Board</u>. Input/output motherboard used in C/30E PSNs to interface with communications lines leading to other DDN PSNs.
- r. MMBC Board. Daughterboard emulating a MIL-STD-188-114 DCE, thus providing clock. Its DTE counterpart is the MMB board.
 - s. MMI_Board. Daughterboard emulating a BELL 303 DTE.
 - t. MML Board. Daughterboard emulating a BELL 303 DCE.
 - u. MS Connection. KGAB Connectors.
- v. MSYNC. Input/output motherboard that is used in C/30E PSNs to interface with synchronous host access lines.
- w. <u>PSN</u>. Packet Switch Node used in the DDN to provide full service network access ports for hosts and trunks. PSN and C/30E are used interchangeably in this document.

- x. <u>Synchronous Devices</u>. Require a clock signal to operate the communications interface.
- y. <u>TEMPEST</u>. Limits compromising electromagnetic emanations from communications equipment.
- z. <u>Trunk</u>. Communications link providing an interface between two nearby or remote PSNs, hence a PSN-to-PSN interface.

5. Policy.

- a. The current DDN standard node supports only MIL-STD-188-114 balanced serial host interfaces. The EIA-232 and V.35 interfaces are not recommended for future installations, but they may be fund where they are provided by an existing installation, and it is not feasible to install a MIL-STD-188-114 balanced interface prior to upgrading the entire node to DDN standard. MIL-STD-188-114 is based on the RS-449 interface, a standard which manufacturers have stated will not be supported in the future. This will mean that future 188-114 procurements will be more expensive than necessary. necessitating adapter cables to match commonly available peripheral equipment as we move into the next decade. The industry is transitioning to EIA-530 as a standard for balanced serial interfaces. This interface employs the traditional 25 pin (RS-232 Connector) and is functionally compatible with the RS-449. The EIA-530 uses the electrical characteristics described in RS-422 or RS-423 standards. In response to OSD direction to reduce costs by acquiring commercial equipment using commercial standards, the EIA 530 standard shall be specified wherever possible in the future. Devices using an EIA-530 implementation may be connected by means of an adapted cable to the PSN's 37 pin EIA-449 connectors. A diagram is found in the references EIA-530 standard on page 34 (the first page of the appendix), "Interconnecting EIA-530 with EIA-449".
- b. DDN policy is that the C/30E minimum host bit rate be 9.6 kb/s for MIL-STD-188-114, EIA-232-D, and V.35 interfaces. DDN also supports Extended Modem Looping (XMOD).
- 6. <u>Responsibility</u>. DCA, Code B611, will ensure that this Circular is updated to reflect current DDN standard node.

FOR THE DIRECTOR:

EDWARD R. CARWISE Colonel, USAF Chief of Staff

CONTENTS

	<u>Paragraph</u>	<u>Page</u>
BASIC CIRCULAR		
Purpose	1 2 3 4 5 6	i i i i iii
Chapter	<u>Paragraph</u>	<u>Page</u>
1. MIL-STD-188-114 NEIGHBOR OR NEARBY HOST INTERFACE		
Overview	1 2 3 4	1-1 1-1 1-6 1-6
2. MIL-STD-188-114 REMOTE HOST INTERFACE		
Overview	1 2 3 4	2-1 2-1 2-3 2-8
3. EIA-232-D HOST INTERFACE		
Overview	1 2 3 4	3-1 3-1 3-4 3-7
4. V.35 HOST INTERFACE		
Overview	1 2 3 4	4-1 4-1 4-7 4-9
5. MIL-STD-188-114 NEIGHBOR OR NEARBY TRUNK INTERFACE		
Overview	1 2 3 4	5-1 5-1 5-11 5-13

Chapter	<u>Paragraph</u>	<u>Page</u>
6. MIL-STD-188-114 REMOTE TRUNK INTERFACE	,	
Overview	1 2 3 4	6-1 6-1 6-5 6-11
7. EIA-232-D NEIGHBOR OR NEARBY TRUNK INTERFACE		
Overview	1 2	7-1 7-1 7-7 7-9
8. V.35 REMOTE TRUNK INTERFACE		
Overview	1 2 3 4	8-1 8-1 8-6 8-8
9. BELL 303 NEIGHBOR OR NEARBY TRUNK INTERFACE		
Overview	1 2 3 4	9-1 9-1 9-8 9-10
10. BELL 303 REMOTE TRUNK INTERFACE		
Overview	1 2 3 4	10-1 10-1 10-3 10-9

ILLUSTRATIONS

<u>Table</u>		<u>Page</u>
1-1	Signal Name Equivalency Table	1-2
1-2	Frequencies Provided by the FDBCLK Fantail	1-1
1-3	DDN Standard Node Interchange Circuit Use	1-5
1-4	DDN Standard Node EIA-449 (DIE) Connector Pinout	1-7
2-1	Remote-Modem DIE Interface Connector Pinout	2-5
2-2	KGAB - Remote Host Connector Pinout	2-6
2-3	RGAB - Remote Modem Connector Pinout	2-9
2-4	Remote Interface Lables	2-8
3-1	Signal Name Equivalency lable	3-2
3-2	FIA 222 D Connector Dinout	3-5 3-6
3-3 4-1	V 25 Interchange Cinquit Hea	3-6 4-6
4-1 4-2	V.35 Interchange Circuit USE	4- 0 4-8
4-2 5-1		
5-1 5-2	Signal Name Equivalency Table	5-2 5-3
	PDN Standard Nada MMP#/MMPC Interchange Circuit	5-3
5-3	DDN Standard Node MMB*/MMBC Interchange Circuit	5-10
5-4	UseCircuit Use	2-10
5-4	DDN Standard Node EIA-449 (DTE) Connector Pinout	5-12
6-1	Perete Meder DCE Interface Connector Dinout	2-12
6-1 6-2	VCAP Compts C/20E Connector Pingut	6-0
6-2 6-3	Remote-Modem DCE Interface Connector Pinout	6 10
6-4	Remote Interface Cables	6-11
7-1	Signal Name Equivalency Table	7-3
7-1 7-2	EIA-232-D Interchange Circuit Use	7-3
7-2 7-3	EIA-232-D Connector Pinout	7-0
7-3 8-1	V.35 Trunk Interchange Circuit Use	7-0 0 E
8-2	V.35 34-Pin and 37-pin Connector Pinout	0-3
9-1	Signal Name Equivalency Table	0-7
9-2	PELL 202 Trunk Intenface Cinquit Hea	9-3
9-2	BELL 303 Trunk Interface Circuit Use	9-7
9-3 10-1	DTE Interface Connector Pinout	10-6
10-1	DCE BELL 303 Interface Connector Pinout	10-0
10-2	KGAB-Remote Modem Connector Pinout	10-7
10-3 10-4	Remote Interface Cables	10-8
10-4	Remote Interface Cables	10-9
<u>Figure</u>		<u>Page</u>
1-1	C/30E PSN and Nearby EIA-449 Host Cabling Diagram	1.0
	(C/30E Sources Clock)	1-8
1-2	Cable Example: C/30E PSN to EIA-449 Nearby Host	
	(C/30E Sources Clock)	1-9
2-1	Demarcation Point "A" Between the L/3UL and Remote Host	2-2
2-2	Demarcation Point "B" Between the KGAB and Remote Host	2-2
2-3	Functional Signal Flow Between a Nearby Modem and C/30E,	0.4
	or a KGAB and a Remote Host	2-4
2-4	C/30E and Remote Host Cabling Diagram	2-9

DCAC-35	0-180-()	vii
<u>Figure</u>		<u>Page</u>
2-5	C/30E and Remote Host Cabling Diagram (with	
	Cryptographic Devices)	2-9
3-1	C/30E PSN and Nearby EIA-232-D Host Cabling Diagram	3 - 7
3-2	Cable Example: C/30E PSN to Nearby EIA-232-D Host	3-8
4-1	C/30E PSN and Nearby V.35 Host Cabling Diagram	4-9
4-2	Cable Example: C/30E PSN to Nearby V.35 Host	4-10
5-1	C/30E EIA-449 PSN and Nearby EIA-449 PSN Cabling	
	Diagram MMBC (C/30E Sources Clock)	5-15
5-2	C/30E PSN with MMBC to EIA-449 Nearby PSN Cabling	
	Diagram with MMBC-MMBC (C/30E Sources Clock)	5-15
5-3	Cabling Example: C/30E with MMB to EIA-449 Nearby	
	PSN with MMBC (C/30E Sources Clock)	5-16
5-4	Cabling Example: C/30E with MMBC to EIA-449 Nearby	
• •	PSN with MMBC (C/30E Sources Clock)	5-17
6-1	Demarcation Point "A" Between the C/30E and Remote C/30E .	6-3
6-2	Demarcation Point "B" Between the KGAB and Remote	
0 L	C/30E PSN	6-3
6-3	Functional Signal Flow Between a Nearby Modem and	•
0-3	C/30E, or an SR(ON) NS(OFF) KGAB and a Remote PSN	6-7
6-4	C/30E and Remote Host Cabling Diagram	6-12
6-5	C/30E and Remote Trunk Cabling Diagram	0-12
0-5	(with Cryptographic Devices)	6-12
7 1		0-12
7-1	C/30E PSN and Nearby EIA-232-D PSN Cabling	7-9
	Diagram	
8-1	C/30E PSN and Remote V.35 PSN Cabling Diagram	8-8
8-2	Cable Example: C/30E PSN to Remote V.35 PSN	8-9
9-1	BELL 303 MMI to BELL 303 MML Cabling Example	9-11
9-2	BELL 303 Trunk Interface Cabling Example	9-12
10-1	Demarcation Point "A" Between the C/30E and	
	Remote C/30E	10-2
10-2	BELL 303 Remote Trunk Interchange Circuit Use	10-5

CHAPTER 1. MIL-STD-188-114 NEIGHBOR OR NEARBY HOST INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the MIL-STD-188-114 balanced interface that connects the C/30E PSN with a collocated host. This interface is largely in conformance with the EIA-449/422 standard considered the general commercial equivalent to MIL-STD-188-114. Exceptions to the standard include the required signal states for Clear to Send and Receiver Ready as well as the open circuit voltage. For ease of reference, table 1-1 equates the EIA-449, EIA-232, and CCITT interface signal names. However, in the rest of chapters 1 and 2, only the EIA-449 signal name will be used.

2. Electrical Characteristics.

- a. <u>Voltage Levels</u>. The electrical measurements of the C/30E 188-114 interface circuits are in accordance with MIL-STD-188-114, chapter 5, except with regard to subsection 5.1.1.3: Open Circuit Measurement. The C/30E open circuit driver voltage, measured in accordance with 5.1.1.3, is less than $\pm 9.0V$ for balanced drivers and $\pm 4.5V$ for unbalanced drivers.
- b. <u>Clocking</u>. Two fantails, FDB3 and FDBCLK, provide the EIA-449 connectors that terminate cables from all I/O interfaces. The fantail connectors are configured as DTEs. When the FDB3 fantail is used, the host (DCE) must provide clock because the FDB3 fantail does not support clock-sourcing capability. When FDBCLK, a clock-sourcing enhanced fantail, is used, either the DTE or DCE can provide clock.
- (1) <u>FDB Fantail Clock Rates</u>. FDBCLK and FDB3 interface hardware support any external clock between 1.2 kb/s and 112 kb/s. However, DDN policy is that the minimum PSN bit rate be 9.6 kb/s. When FDBCLK clock-sourcing capability is used, the FDBCLK on-board clock generator provides the frequencies described in table 1-2.

TABLE 1-2. FREQUENCIES PROVIDED BY THE FDBCLK FANTAIL

Clock Frequency	Accuracy*
112kHz, 56kHz, 19.2kHz,9.6kHz, 4.8kHz, 2.4kHz	<u>+</u> 0.05% (500 ppm**)
64kHz, 50kHz	<u>+</u> 0.005% (50 ppm)

^{*} Accuracy over a temperature range of 10 to 30 degrees C.

^{**} PPM = Parts Per Million

TABLE 1-1. SIGNAL NAME EQUIVALENCY TABLE

EIA-4	49 <u>Name</u>	EIA-232- ID	<u>D</u> <u>Name</u>	<u>m</u>
33 55 55 55 55 55 55 55 55 55 55 55 55 5	Signal Ground Send Common Receive Common Send Data Receive Data Request To Send Clear To Send Data Mode Terminal Ready Receiver Ready	AB	Signal Ground Transmitted Data Received Data Request To Send Clear To Send Data Set Ready (DCE Ready) Data Terminal Ready (DTE Ready) Received Line Signal Detector	102 102a 102b 103 104 105 106 107 108/2 109
IS SQ	Terminal In Service Signal Quality	G G	Signal Quality Detector	110
SR	Signaling Rate Selector	СН	Data Signal Rate Selector (DTE Source)	111
SI	Signaling Rate Indicator	CI	Data Signal Rate Selector (DCE Source)	112
NS TT	New Signal Terminal Timing	DA	Transmitter Signal Element Timing (DTE Source)	113
ST	Send Timing	DB	Transmitter Signal Element Timing (DCE Source)	114
RT	Receive Timing	D	Receiver Signal Element Timing	115
28 22	Select Standby Standby Indicator	 		116 117
IC SF LL RL TM AT	Incoming Call Select Frequency Local Loopback Remote Loopback Test Mode Alternate Timing*	CE LL RL TM 	Ring Indicator Local Loopback Remote Loopback Test Mode	125 126 141 140 142 142

^{*} Alternate Timing is provided on spare pins 3 and 21 when the FDBCLK clock-sourcing fantail is providing clock.

(2) <u>Signaling Sense</u>. Signaling sense for balanced and unbalanced circuits is in accordance with EIA-422-A with the exception that the differential voltage applied to the interconnecting cable is in the range of 2 volts to 9 volts for the C/30E. As defined in RS-422-A, ON (0, Space, or +) is generated when A terminal is positive with respect to the B terminal, and OFF (1, MARK, or -) is generated when A terminal is negative with respect to the B terminal.

- c. <u>Bit Rate and Cable Length</u>. Interconnecting cable length and its relation to data signaling rates is in accordance with EIA Standard 449, section 6.10, and EIA Standard 422-A, section 4.3 and the appendix.
- (1) <u>Maximum Cable Length</u>. The maximum length of the cable is 1000 feet.
- (2) <u>Slew Rate Limiting</u>. Signal rise time is set to 1 microsecond (100 kb/s value).
- d. <u>Interchange Circuits</u>. The EIA-449 interface for the C/30E is provided by the MSYNC motherboard in conjunction with the appropriate daughterboards to fulfill the MIL-STD-188-114 I/O option.
- (1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in table 1-3.
- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are under program control: either the software reacts to the circuit signal when it changes, or the software can assert a circuit when necessary (such as LL which can be used by operations personnel for testing connections). Unsupported circuits either are not read by the software or a value is written to the circuit by the software and that value does not change during operation. Table 1-3 provides a list of circuits and their use.
- (3) <u>Interchange Circuit Definitions</u>. For additional information about these interchange circuits, see EIA Standard 449. The following descriptions assume use of full period/full duplex circuits, with flow control handled at higher levels.
 - (a) Signal Ground. See EIA Standard EIA-449.
 - (b) Send Common. See EIA Standard EIA-449.
 - (c) Receive Common. See EIA Standard EIA-449.
 - (d) <u>Terminal in Service</u>. IS is tied ON by the hardware.
- (e) <u>Incoming Call</u>. IC is reported to the Monitoring Center; however, its value has no software effect.

- (f) <u>Terminal Ready</u>. TR is asserted ON by PSN software when the link is initialized.
- (g) $\underline{\text{Data Mode}}$. DM must be asserted ON by the DCE and is monitored by the PSN software.
 - (h) Send Data. See EIA Standard EIA-449.
 - (i) Receive Data. See EIA Standard EIA-449.
 - (j) Terminal Timing. See EIA Standard EIA-449.
 - (k) Send Timing. See EIA Standard EIA-449.
 - (1) Receive Timing. See EIA Standard EIA-449.
- (m) Request to Send. RS is asserted ON by PSN software when the link is initialized.
- (n) <u>Clear to Send</u>. CS must be asserted ON by the DCE and is monitored by PSN software. If the signal state on this line changes to OFF, the software macrocode will stop data transmission.
- (o) Receiver Ready . RR must be asserted ON by the DCE and is monitored by PSN software. If the signal state on this line changes to OFF, the software macrocode will stop receiving data.
- (p) <u>Signal Quality</u>. SQ is reported to the Monitoring Center; however, its value has no software effect.
 - (q) New Signal. NS is tied OFF by the hardware.
- (r) <u>Select Frequency</u>. SF/SR is electrically active and asserted OFF by the PSN software when the link is initialized.
- (s) <u>Signaling Rate Selector</u>. SF/SR is electrically active and asserted OFF by the PSN software when the link is initialized.
- (t) <u>Signaling Rate Indicator</u>. SI is reported to the Monitoring Center; however, its value has no software effect.
- (u) <u>Local Loopback</u>. LL is electrically active, but asserted OFF by PSN software when the link is initialized. LL can be controlled by the Monitoring Center.
- (v) <u>Remote Loopback</u>. RL is electrically active, but asserted OFF by PSN software when the link is initialized. RL is available for Monitoring Center control.
- (w) <u>Test Mode</u>. TM is reported to the Monitoring Center; however, its value has no software effect.

TABLE 1-3. DDN STANDARD NODE INTERCHANGE CIRCUIT USE

449 <u>ID</u>	EIA-449 Name	Source	Electrical <u>Circuit</u>	Required State of Control/Status Sigals
83 85 85 85 85 85 85 85 85 85 85 85 85 85	Signal Ground Send Common Receive Common Send Data Receive Data Request to Send Clear to Send	OTE/DOE DIE DOE DOE DOE DOE DOE DOE DOE	Ground Ground Ground Active Active Active Active Active	N/A N/A N/A N/A N/A ON ON
DM	Data Mode	DOE	Active	ON
TR RR	Terminal Ready Receiver Ready	DTE DCE	Active Active	ON ON
S Q	Signal Quality	DOE	Active	Don't Care
SF/SR	Select Frequency/ Signaling Rate Sel.	OTE	Active	0FF
SI	Signal ing Rate indicator	DOE	Active	Don't Care
π	Terminal Timing	DIE	Active	N/A
ST	Send Timing	DCE	Active	N/A
RT	Receive Timing	DCE	Active	Ŋ⁄A
SB IC	Select Standby Standby Indicator Incoming Call	OTE DOE DOE	Static Not Connected Active	OFF Don't Care Don't Care
ш	Local Loopback	DTE	Active	OFF
RL.	Perrote Loopback	DTE	Active	OFF
TM	Test Mode	DCE	Active	Don't Care
NS IS AT	New Signal Terminal in Service Alternative Timing	DIE DIE DIE	Static Static Active	OFF ON N/A

NOTE: N/A = Not Applicable

- (x) <u>Select Standby</u>. SS is tied OFF by hardware.
- (y) Stanby Indicator. SB is not connected.
- 3. <u>Mechanical Characteristics</u>. All EIA-449/422 connectors offered for the C/30E meet the following specifications.
- a. Interface Connectors. All C/30E EIA-449 connectors are DC-37P type (male) connectors.
- (1) Intermating dimensions are in accordance with EIA-449, section 3.3.1.
- (2) The means for C/30E DTE connectors to latch and unlatch from the latching blocks on the DCE connector are within the dimensions specified in EIA-449, section 3.3.2. DDN uses the English 4-40 thread latching block.
- b. <u>Connector Contact Assignments</u>. All C/30E EIA-449/422 contact assignments are in accordance with EIA-449, section 3.4. Table 1-4 provides the DDN standard node connector pinout. The signals are used as specified in section 2.d.3.

4. Interconnecting Cables.

- a. Interconnecting cables are in accordance with MIL-STD-188-114. They must be low capacitance, multiple twisted pair that meet the following specifications resulting in a transmission line with a nominal characteristic impedance on the order of 100 ohms to frequencies greater than 100 kHz, and a dc series loop resistance not exceeding 240 ohms. The overall braid shield must have at least 85% coverage.
- (1) <u>Conductor Size</u>. Interconnecting cables should be in accordance with MIL-STD-188-114, Appendix C, with regard to conductor size (subsection 30.3.1). Interconnecting cables or wires should be composed of wires of a 24 AWG or larger conductor for solid or stranded copper wires, or for non-copper conductors a sufficient size to yield a dc wire resistance not to exceed 30 ohms/1000 feet per conductor.
- (2) <u>Mutual Pair Capacitance</u>. In accordance with MIL-STD-188-114, the capacitance between one wire in the pair to the other wire in the pair should not exceed 20 picofarads/foot, and the value should be reasonably uniform over the length of the wire or cable.
- (3) <u>Stray Capacitance</u>. In accordance with MIL-STD-188-114, the capacitance between one wire in the cable to all others in the cable sheath, with all others connected to ground, should not exceed 40 picofarads/foot, and should be reasonably uniform for a given conductor over the length of the wire or cable.

TABLE 1-4. DDN STANDARD NODE EIA-449 (DTE) CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
1	FG		Frame Ground
Ž	SĪ	111	Signaling Rate Indicator
20	RC	102b	Receive Common
3	AT		Alternate Timing +
21	AT		Alternate Timing -
4	SD	103	Send Data +
22	SD	103	Send Data -
5	ST	114	Send Timing +
23	ST	114	Send Timing -
6	RD	104	Receive Data +
24	RD	104	Receive Data -
7	RS	105	Request to Send +
25	RS	105	Request to Send -
8	RT	115	Receive Timing +
26	RT	115	Receive Timing -
9	CS	106	Clear to Send +
27	CS	106	Clear to Send -
10	LL	141	Local Loopback
28	IS		Terminal in Service
11	DM	107	Data Mode +
29	DM	107	Data Mode
12	TR	108.2	Terminal Ready +
30	TR	108.2	Terminal Ready -
13	RR	109	Receiver Ready +
31	RR	109	Receiver Ready -
14	RL	140	Remote Loopback
32	SS	116	Select Standby
15	IC	125	Incoming Call
33	SQ SE (SD	110	Signal Quality
16	SF/SR	126	Select Frequency/Signaling Rate Selector
34	NS		New Signal
17	TT	113	Terminal Timing +
35	TT	113	Terminal Timing -
18	TM	142	Test Mode
36	SB	117	Standby Indicator
19	SG	102	Signal Ground
37	SC	102a	Send Common

- (4) Pair-to-Pair Balanced Crosstalk. In accordance with MIL-STD-188-114, Appendix C, with regard to pair-to-pair balanced crosstalk (subsection 30.3.4), the crosstalk from on pair of wires to any other pair in the same cable sheath should have a minimum value of 40 dB of attenuation measured at 150 kHz.
- (b) Figure 1-1 is a cabling diagram of a C/30E PSN connected to a nearby EIA-449 host, and figure 1-2 is an example of a cable (BBNCC P/N# 2409313G01) that could be used to interconnect them.




FIGURE 1-1. C/30E PSN AND NEARBY EIA-449 HOST CABLING DIAGRAM (C/30E SOURCES CLOCK)

}	Host P1 -37S				0E 2 37S
Pin# +/- 1	Signa +/- FG		Shield +	ignal +/- FG	Pin# +/- 1
			+< l	AT	3/21
4/22	SD	Pair # >-(1)\	/	SD	4/22
5/23	ST	>-(2)/	-\+	ST	5/23
6/24	RD	>-(3)/	\	RD	6/24
8/26	RT	>-(4)-\	 +<	RT	8/26
7/25	RS	>-(5)\	\	RS	7/25
11/29	DM	>-(6)+\	/ \+<	DM	11/29
9/27	CS	>	 +<	CS	9/27
13/31	RR	>	\ \ \ + <	RR	13/31
19/37	SG/SC	>-(7)-+		SG/SC	19/37
17/35	TT	>(12) +(8)	Connection (N		17/35
		 (9)	NC		
		+(10)	NC		
		÷(11)	NC		
		+(sp)	NC		

FIGURE 1-2. CABLE EXAMPLE: C/30E PSN TO EIA-449 NEARBY HOST (C/30E SOURCES CLOCK)

CHAPTER 2. MIL-STD-188-114 REMOTE HOST INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the MIL-STD-188-114 balanced remote host interface. This chapter documents the interface between the remote modem and the host (demarcation point A in figure 2-1) with no intervening cryptographic devices (KG-84As). Eventually KG-84As will be required for all host access circuits; therefore, figure 2-2 provides an example of the cabling that connects the remote modem to the remote Fixed Plant Adapter (FPA) and then to the host (demarcation point B in figure 2-2).

2. Electrical Characteristics.

a. <u>Voltage Levels</u>. The modems used will conform to EIA-449. The electrical interface of the KG-84A is in a large with MIL-STD-188-114, chapter 5, except with regard to subsection 5.1.1.3: Open Circuit Measurement. The open circuit driver voltage, measured in accordance with 5.1.1.3, is less than ± 10.0 V for balanced drivers and ± 5.0 V for unbalanced drivers.

b. <u>Clocking</u>.

- (1) Modem Clocking. The modem supplies timing on the Send Timing and Receive Timing circuits. Terminal Timing is not supported for remote host interfaces. While the DDN hardware will support between 1.2 kb/s and 64 kb/s, DDN policy is that the minimum host access rate be 9.6 kb/s.
- (2) <u>Signaling Sense</u>. Signaling sense for balanced and unbalanced circuits is in accordance with EIA-422-A with the exception of the differential voltage, which when applied to the interconnecting cable, is in the C/30E range of 2 volts to 9 volts. As defined in RS-232-A, ON (0, Space, or +) is generated when the A terminal is positive with respect to the B terminal, and OFF (1, MARK, or -) is generated when the A terminal is negative with respect to the B terminal.

c. Bit Rate and Cable Length.

- (1) <u>EIA-449 Compliance</u>. Interconnecting cable length and its relation to data signaling rates is in accordance with EIA Standard 449, section 6.10, and EIA Standard 422-A, section 4.3 and the appendix.
- (2) <u>Maximum Cable Length</u>. The maximum cable length between the remote modem and the host including the intervening FPA is 1000 feet; however, cable lengths less than 200 feet are preferred.

d. Interchange Circuits.




FIGURE 2-1. DEMERCATION POINT "A" BETWEEN THE C/30 AND REMOTE HOST




FIGURE 2-2. DEMARCATION POINT "B" BETWEEN THE KGAB AND HOST

(1) C/30E Local Modem Interface.

- (a) Signal flow between the C/30E and the local modem is shown in figure 2-3. This interface and associated hardware are provided by DDN. The signal flow is the same when a KG-84A is used. This interface uses EIA-449 pin assignments.
- (b) As shown in figure 2-3, the supported signals are Send Data (SD), Send Timing (ST), Receive Data (RD), Receive Timing (RT), and Terminal Ready (TR). Clear to Send (CS), Data Mode (DM), and Receiver Ready (RR) are tied ON by the cable connected to the fantail. Remote Loopback (RL) and Local Loopback (LL) are to be used for those functions and they are connected at the DCE interface. Terminal Timing (TT) is not supported from the PSN.
- (c) Two special DDN-specific loopback signals, C. DL, are provided as shown in figure 2-3. The Signaling Rate Selector (Sk) signal is used by the PSN to loop the local KG-84A and is designated as "C" loop or CL (standing for COMSEC Loopback) in figure 2-3 after it leaves the C/30E fantail. SR is not connected to the DCE interface. The Request To Send (RS) signal is reserved for future use within the FPA KG-84A and is designated as "D" loop or DL. RS is not connected at the DCE interface. The Terminal Ready (TR) signal from the PSN provides both the Terminal Ready and Request to Send (RS) to the DCE.
- (2) <u>Host-Remote Modem Interface</u>. The cable functional signal flow between the remote modem and the DTE host is also shown in figure 2-3. The signal flow is the same as that described in 1.d.1, above. The KGAB uses MS connectors with the pinout shown in figure 2-3 and tables 2-2 and 2-3. Figure 2-3 shows DDN standard cables. Figure 2-2 is provided as an example of one way to connect to a remote host. If DDN standard cables are not used, only the signals shown as mandatory in table 2-2 are required. The optional signals are used by the PSN end of the circuit.
- 3. <u>Mechanical Characteristics</u>. All EIA-449/422 connectors offered for the C/30E meet the specifications provided in this section.
- a. <u>Interface Connectors</u>. DDN MIL-STD-188-114 DCE connectors are DC-37S type (female) connectors. The DDN FPA uses an MS connector on the KGAB counter assemblies.

b. <u>Connector Contact Assignments</u>.

- (1) <u>C/30E Connectors</u>. All DDN EIA-449/422 contact assignments are in accordance with EIA-449, section 3.4. In chapter 1, table 1-5 provides the standard DTE pinouts and section 2.d.3 provides circuit descriptions.
- (2) <u>KGAB Connectors</u>. KGAB connectors to the remote host and the remote modem are shown in tables 2-2 and 2-3, respectively.

PSN/ Host		Cable 6847	#	Patch Panel Pin #	Cable # 6817		KGAB	!	Cable # 6812	Patch Panel Pin #	Cable # 7835	DCE
++	· Pin #	+	-+ -	+	+ ++	Pin #	++	Pin i	# ++	rm# +	+ ++ Pin #	++
so	+/- 4/22		 >	+/- 2/14		+/- 24/25	SD	+/- 2/3	>	+/- 2/14		20
ST	5/23		>	15/16	<(2)	4/5	ST	4/5	<	15/16	< 5/23	ST
RD	6/24		>	3/19	<(3)	6/7	RO	6/7	<	3/19	< 6/24	RD
RT	8/26		>	17/18	<(4)	8/9	RT	8/9	<	17/18	< 8/26	RT
TR	12/30		>	20/10	(5)>	10/11	TR	10/11	>	20/10	>12/30	TR
											+> 7/25	RS
		NC<		5/6	<(6)	14/15	င္သ	12/13	<	5/6	< 9/27	cs
SG	19/37		+	7/8	(7)>	12/13	SG	14/15		7/8	19/3	SG
SR	16/37		>	12/13	(8)>	16/17	α	16/17	>	12/13	> NC	
RL	14/37		>	11/21	(9)>	18/19	RL	18/19	>	11/21	>14/37	RL
RS	7/37		>	4/9	(10)>	20/21	DL	20/21	>	4/9	> NC	
LL	10/37		>	22/25	(11)>	22/23	ш	22/23	>	22/25	>10/37	LL.
ON CS DM		<		24/23	(12)- - >	2/3	π	24/25	>	24/23	 >17/35 -	П
RR	13/31											++

Notes: 1. Pin numbers are the same on both sides of Patch Panel.
2. Encircled numbers are the cable pair numbers.

FIGURE 2-3. FUNCTIONAL SIGNAL FLOW BETWEEN A NEARBY MODEM AND C/30E OR A KGAB AND A REMOTE HOST

TABLE 2-1. REMOTE-MODEM DTE INTERFACE CONNECTOR PINOUT

	Pin	EIA <u>ID</u>	CCITT ID	Name
Mandato	ry			
	1 4 22 5 23 6 24 7 25 8 26 9 27 12 30 17 35 19 37	FG	103 103 114 114 104 105 105 115 115 106 106 108.2 113 113 102 102a	Frame Ground Send Data Send Data Send Timing Send Timing Receive Data Receive Data Request to Send Request to Send Receive Timing Receive Timing Clear to Send Clear to Send Terminal Ready Terminal Ready Terminal Timing Signal Ground Send Common
Optiona 0 1	11			
	2 10 11 13 14 15	SI LL DM + RR RL IC SF/SR	112 141 107 109 140 125 126/111	Signaling Rate Indicator Local Loopback Data Mode Receiver Ready Remote Loopback Incoming Call Select Frequency/Signaling Rate
Selecto	r			
	18 20 28 29 31 32 33 34 36	TM RC IS DM - RR - SS SQ NS SB	142 102b 107 109 116 110	Test Mode Receive Common Terminal In Service Data Mode Receiver Ready Select Standby Signal Quality New Signal Standby Indicator

TABLE 2-2. KGAB - REMOTE HOST CONNECTOR PINOUT

Pin	EIA <u>ID</u>	CCITT ID	Name
Mandatory			
1 24 25 4 5 6 7 8 9 10 11 12 13 19	FG SD + SD - ST + ST - RD + RD - RT + RT - TR + TR - SG SC SS	103 103 114 114 104 104 115 115 108.2 108.2 102 102a 116	Frame Ground Send Data Send Data Send Timing Send Timing Receive Data Receive Data Receive Timing Receive Timing Terminal Ready Terminal Ready Signal Ground Send Common Select Standby
Optional			
14 15 22 20 21 18 2 3 16 17	CS + CS - LL DL + DL - RL TT + TT - CL + CL -	106 106 141 105 105 140 113 113 126 126	Clear to Send Clear to Send Local Loopback "D" Loop (Reserved) "D" Loop (Reserved) Remote Loopback Terminal Timing Terminal Timing "C" Loop (KG-84A Loop) "C" Loop (KG-84A Loop)

TABLE 2-3 KGAB - REMOTE MODEM CONNECTOR PINOUT

	<u>Pin</u>	EIA <u>ID</u>	CCITT ID	Name
Mandato	ry			
	1 2 3 4 5 6 7 8 9 10 11 14 15 24 25	FG SD + SD - ST + ST - RD + RD - RT + RT - TR + TR - SG SG TT + TT -	103 103 114 114 104 104 115 115 108.2 108.2 102 102 113	Frame Ground Send Data Send Data Send Timing Send Timing Receive Data Receive Data Receive Timing Receive Timing Terminal Ready Terminal Ready Signal Ground Signal Ground Terminal Timing Terminal Timing
Optiona 0 4 1	1			
	12 13 16 17 18 19 20 21 22 23	CS + CS - CL - RL + RL - DL + DL - LL + LL -	106 106 140 140 141 141	Clear To Send Clear To Send "C" Loop (KG-84A Loop) "C" Loop (KG-84A Loop) Remote Loopback Remote Loopback "D" Loop (Reserved) "D" Loop (Reserved) Local Loopback Local Loopback

4. <u>Interconnecting Cables</u>. Figures 2-4 and 2-5 provide a cabling diagram of a configuration with a C/30E, modems, and FPAs. Table 2-4 describes the cables used for interconnecting these devices. See chapter 1, section 4, for specifications on interconnecting cables.

TABLE 2-4. REMOTE INTERFACE CABLES

<u>P/N#</u>	<u>Description</u>
2406847G01	12-pr, PSN/MSYNC 188-114 Bal Host to DB25P
2406817G01	12-pr, DB25S to FPA-J1
2406812G01	12-pr, FPA-J2 to DB25P
2407835G01	12-pr, DB25S to 188-114 DCE
	2406847G01 2406817G01 2406812G01




FIGURE 2-4. C/30E AND REMOTE HOST CABLING DIAGRAM




FIGURE 2-5. C/30E AND REMOTE HOST CABLING DIAGRAM (WITH CRYPTOGRAPHIC DEVICES)

CHAPTER 3. EIA-232-D HOST INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the obsolete DDN EIA-232-D connection at the neighbor or nearby host. For ease of reference, table 3-1 equates the EIA-232-D, EIA-449, and CCITT interface signal names. However, in the rest of this chapter, only the EIA-232-D signal name will be used. DDN uses the EIA-232-D interface only where an existing non-DDN standard PSN provides such an interface, and it is not feasible to install a MIL-STD-188-114 balanced interface prior to upgrading the entire node to DDN standard (MIL-STD-188-114 balanced serial host interfaces).

2. Electrical Characteristics.

a. <u>Voltage Levels</u>. The electrical measurements of the C/30E EIA-232-D interface circuits are in accordance with EIA Standard 232-D, section 2.1. For normal operation, the open circuit driver voltage shall be no more than ± 15 V.

b. Clocking.

- (1) <u>Supported Clock Rates</u>. The FD4 fantail contains the connectors that terminate cables from all I/O interfaces. The FD4 fantail contains four EIA-232-D connectors configured as DTEs. This interface has clock-sourcing capability allowing either the DTE or DCE to provide the clock. The hardware can support external clock rates between 1.2 kb/s and 112 kb/s. However, DDN policy is 9.6 kb/s for the minimum PSN bit rate, and 19.2 kb/s for the maximum rate.
- (2) <u>Signaling Sense</u>. Signaling sense is in accordance with EIA Standard 232-D, subsection 2.1.3. The signal is considered marking (OFF) when the voltage on the interchange circuit is more negative than -3 V with respect to signal ground, and spacing (ON) when the voltage is more positive than +3 V with respect to signal ground.
- c. <u>Bit Rate and Cable Length</u>. Interconnecting cable length is in accordance with EIA-232-D, section 3.1. The recommended maximum cable length between an EIA-232-D DCE and DTE is 200 feet when overall shielded, low capacitance, twisted pair cable is used.

d. Interchange Circuits.

(1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in table 3-2.

TABLE 3-1. SIGNAL NAME EQUIVALENCY TABLE

EIA-23	<u>2-0</u> Name	<u>ETA-449</u> ID Nan	ne.	<u>E</u>
_	_		_	
AB	Signal Ground		Signal Ground	102
Œ	Ring Indicator	<u>IC</u>	Incoming Call	125
Œ	DTE Ready	TR	Terminal Ready	108
α	DCE Ready		Data Mode	107
BA	Transmitted Data		Send Data	103
BB	Received Data	· -	Receive Data	104
DA	Transmitter Signal Element Timing (DTE Source)	π	Terminal Timing	113
DB	Transmitter Signal Element Timing (DCE Source)	ST	Send Timing	114
D	Receiver Signal Element Timing (DCE Source)	प्रा	Receive Timing	115
CA	Request To Send	RS .	Request To Send	105
Œ	Clear To Send		Clear To Send	106
Œ	Received Line Signal Detector		Receiver Ready	109
Œ	Signal Quality Detector	3 0	Signal Quality	110
СH	Data Signal Rate Selector (DTE Source)	SR	Signaling Rate Selector 111	
CI	Data Signal Rate Selector	SI	Signaling Rate	112
	(DCE Source)		Indicator	
Ш	Local Loopback		Local Loopback	141
RL	Remote Loopback		Remote Loopback	140
TM	Test Mode	TM	Test Mode	142

- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are under program control: either the software reacts to the circuit signal when it changes, or the software can assert a circuit when necessary (such as LL which can be used by operations personnel for testing connections). Unsupported circuits either are not read by the software or a value is written to the circuit by the software, and that value does not change during operation. Table 3-2 provides a list of circuits and their use.
 - (3) <u>Interchange Circuit Definitions</u>.
 - (a) Signal Ground. See EIA Standard 232-D.
- (b) <u>Ring Indicator</u>. RI is reported to the Monitoring Center; however, its value has no software effect.
- (c) $\underline{\text{DCE Ready}}$. This circuit must be asserted ON by the DCE, and it is monitored by the PSN software.
- (d) <u>DTE Ready</u>. This circuit is asserted ON by PSN software when the link is initialized.
 - (e) Transmitted Data. See EIA Standard 232-D.
 - (f) Received Data. See EIA Standard 232-D.
- (g) <u>Transmitter Signal Element Timing (DTE Source)</u>. See EIA Standard 232-D. Also see subsection 2.b of this guide. This circuit provides the clock for Transmitted Data when the PSN sources timing. The frequency of this circuit should be equal to that of DTE-Sourced Receiver Signal Element Timing.
- (h) <u>Transmitter Signal Element Timing (DCE Source)</u>. See EIA Standard 232-D. This circuit provides the clock for Transmitted Data when the DCE sources timing.
- (i) <u>Receiver Signal Element Timing (DTE Source)</u>. This circuit provides the clock for Received Data when the PSN sources timing. The frequency of this circuit should be equal to that of DTE-Sourced Transmitter Signal Element Timing.
- (j) <u>Receiver Signal Element Timing (DCE Source)</u>. See EIA Standard 232-D. This circuit provides clock for Received Data when the DCE sources timing.
- (k) Request to Send. This circuit is asserted ON by PSN software when the link is initialized.
- (1) <u>Clear to Send</u>. CS must be asserted ON by the DCE and is monitored by PSN software to determine line status. If the signal state on this line changes to OFF, the software macrocode will stop data transmission.

- (m) <u>Received Line Signal Detector</u>. This circuit must be asserted ON by the DCE as it is monitored to determine line status. If the signal state on this line changes to OFF, the software macrocode will stop receiving data.
- (n) <u>Signal Quality Detector</u>. This circuit is reported to the Monitoring Center; however, its value has no software effect.
- (o) <u>Data Signal Rate Selector (DTE Source)</u>. This circuit is asserted OFF by the PSN software when the link is initialized.
- (p) <u>Data Signal Rate Selector (DCE Source)</u>. This circuit is electrically active; however, its value has no software effect.
- (q) <u>Local Loopback</u>. LL is electrically active, but asserted OFF by PSN software when the link is initialized. LL can be controlled by the Monitoring Center.
- (r) <u>Remote Loopback</u>. RL is electrically active, but asserted OFF by PSN software when the link is initialized. This circuit is available for Monitoring Center control.
- (s) <u>Test Mode</u>. TM is reported to the Monitoring Center; however, its value has no software effect.
- 3. <u>Mechanical Characteristics</u>. All EIA-232-D connectors on the C/30E meet the specifications provided in this section.
- a. <u>Interface Connectors</u>. All C/30E fantail MSYNC EIA-232-D connectors are DB-25P type (male) connectors. Intermating dimensions are in accordance with EIA-232-D, section 3.2.1.
- b. <u>Connector Contact Assignments</u>. DDN standard node EIA-232-D connector contact assignments are in accordance with EIA-232-D, section 3.3.1. Table 3-3 provides DDN EIA-232-D connector pin assignments. Signal use is specified in section 2.d.3.

TABLE 3-2. EIA-232-D INTERCHANGE CIRCUIT USE

232 <u>D</u>	<u>EIA-232-D Name</u>	Source	Electrical Required State <u>State</u> <u>Control/Status S</u>	
AB BA BB CA	Signal Ground Transmitted Data Received Data Request to Send	DTE/DOE DTE DOE DTE	Ground Active Active Active	nya* nya nya On
Œ	Clear to Send	DCE	Active	ON
Œ Œ	DTE Ready Received Line Signal Detector	DTE DCE	Active Active	ON ON
Œ	Signal Quality Detector	DCE .	Active	Don't Care
СH	Data Signal Rate Selector	OTE	Active	OFF
CI	Data Signal Rate Selector	Œ	Active	Don't Care
DA	Transmitter Signal Element Timing	DTE	Active	N/A
DB	Transmitter Signal Element Timing	DCE	Active	ŊΆ
DC***	Receive Signal Element Timing	DTE	Active	N⁄A
D	Receive Signal Element Timing	DOE	Active	N ⁄A
Œ	Ring Indicator	CCE	Active	Don't Care
Щ	Local Loopback	DIE	Active	OFF
RL	Perrote Loopback	DTE	Active	OFF
TM	Test Mode	DCE	Active	Don't Care

^{*} N/A = Not Applicable ** The circuit name "DC" is from an earlier version of EIA-232.

TABLE 3-3. EIA-232-D CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
1			Shield
2	BA	103	Transmitted Data
2	BB	104	Received Data
	CA	105	Request To Send
4 5 6 7	CB	106	Clear To Send
6	CC	107	DCE Ready
7	AB	102	Signal Ground (Common Return)
8	CF	109	Received Line Signal Detector
11		126	Select Transmit Frequency
15	DB	114	Transmitted Signal Element Timing (DCE Source)
17	DD	115	Receiver Signal Element Timing (DCE Source)
18	LL	141	Local Loopback
9	DC*		Receiver Signal Element Timing (DTE Source)
20	CD	108/2	DTE Ready
21	CG	110	Signal Quality Detector
22	CE	125	Ring Indicator
23	CH/CI	111/112	Data Rate Selector
4	DA	113	Transmit Signal Element Timing (DTE Source)
25		142	Test Indicator

^{*} The circuit name "DC" is from an earlier version of EIA-232.

4. Interconnecting Cables.

- a. For interconnecting cable specifications, see chapter 1, section 4, of this guide.
- b. Figure 3-1 is a cabling diagram of a C/30E PSN connected to a nearby EIA-232 host, and figure 3-2 is an example of an interconnecting cable (BBNCC P/N# 2409318G01).




FIGURE 3-1. C/30 PSN AND NEARBY EIA-232-D HOST CABLING DIAGRAM

lost	•	30E P2
		-37S
		Pin# +/-
FG >+	+< FG	i'
	\	2/7
ST >-(2)\	/	24/7
RD >-(3)/	\	3/NC
RT >-(4)/	\\ TRT	19/7
RS >-(5)	\	4/7
DM >-(6)+	· 1	6/NC
cs >	+< cs	5/NC
RR >+	+< RR	8/NC
SG >-(7)-+	SG	7/7
+(10	D)NC	
 (1	1)NC	
+(1	2)NC	
+(s	o)NC	
	Pair # SD >-(1) ST >-(2)\ RD >-(3)/ RT >-(4)/ RS >-(5) DM >-(6)+ CS >+ RR >+ SG >-(7)-+ +(8)	Signal Signal Signal Shield S

FIGURE 3-2. CABLE EXAMPLE: C/30E PSN TO NEARBY EIA-232-D HOST

CHAPTER 4. V.35 HOST INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the obsolete DDN V.35 connection at the neighbor or nearby host. All control signals have electrical characteristics of EIA-232-D, and EIA-232-D signal names are used in the rest of this chapter. The data and timing signals conform to Recommendation V.35. Like the EIA-232-D interface, the V.35 interface is used only where an existing non-DDN-standard PSN provides such an interface, and it is not feasible to install a MIL-STD-188-114 balanced interface prior to upgrading the entire node to DDN-standard (MIL-STD-188-114 balanced serial host interfaces).

2. Electrical Characteristics.

- a. <u>Voltage Levels</u>. The electrical measurements of the C/30E V.35 interface circuits are in accordance with CCITT Recommendation V.35.
- b. Clocking. The FD4 fantail contains the connectors that terminate the cables from all I/O interfaces. The FD4 fantail contains four V.35 connectors configured as DTEs. This interface has clock-sourcing capability allowing either the DCE or C/30E to provide

the clock. The hardware can support external clock rates between 300 b/s and 100 kb/s. Three internal clocks are provided at the following rates: 76.8 kb/s, 57.6 kb/s, 9.6 kb/s.

(1) <u>Signaling Sense</u>. Signaling sense is in accordance with CCITT Recommendation V.35. A binary "O" (space) is transmitted when terminal "A" is positive (+.55v +20%) to terminal "B" (-.55V +20%). A binary 1 is transmitted when terminal "A" is negative (-.55v +20%) to terminal "B" (+.55v +20%). The drivers produce a nominal 1.1 volts peak-to-peak signal balanced with respect to ground.

c. Bit Rate/Cable Length.

(1) <u>Maximum Cable Length</u>. The recommended maximum cable length between a V.35 DCE and DTE is 30 feet when overall shielded, low capacitance, twisted pair cable is used. Cable lengths of 100 feet are also possible.

d. <u>Interchange Circuits</u>.

(1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in table 4-1.

- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are under program control: either the software reacts to the circuit signal when it changes, or the software can assert a circuit when necessary (such as LL which can be used by operations personnel for testing connections). Unsupported circuits either are not read by the software or a value is written to the circuit by the software, and that value does not change during operation. Table 4-1 describes circuit use.
- (3) <u>Interchange Circuit Definitions</u>. EIA-232-D signal names are used throughout this chapter.
 - (a) Signal Ground. See EIA-232-D.
- (b) $\underline{\text{DCE Ready}}$. This circuit must be asserted ON by the DCE, and it is monitored by the PSN software.
- (c) <u>Data Set Ready</u>. This circuit must be asserted on by the DCE, and it is monitored by the PSN.
 - (d) Transmitted Data. See EIA-232-D.
 - (e) Received Data. See EIA-232-D.
- (f) <u>Transmitter Signal Element Timing (DTE Source)</u>. See EIA-232-D. Also see subsection 2.b of this quide. This circuit

provides the clock for Transmitted Data when the PSN sources timing. The frequency of this circuit should be equal to that of Terminal Receive Timing.

- (g) <u>Transmitter Signal Element Timing (DCE Source)</u>. See EIA-232-D. This circuit provides the clock for Transmitted Data when the DCE sources timing.
- (h) <u>Receiver Signal Element Timing (DCE Source)</u>. See EIA-232-D. This circuit provides clock for Received Data when the DCE sources timing.
- (i) <u>Request to Send</u>. This circuit is asserted ON by PSN software when the link is initialized.
- (j) <u>Clear to Send</u>. This circuit must be asserted ON by the DCE and is monitored by PSN software to determine line status. If the signal state on this line changes to OFF, the software macrocode will stop data transmission.
- (k) <u>Received Line Signal Detector</u>. This circuit must be asserted ON by the DCE, and is monitored by PSN software to determine line status. If the signal state on this line changes to OFF, the software macrocode will stop receiving data.

(1) <u>Terminal Receive Timing</u>. This circuit is received by another DTE via a crossover cable when the C/30E sources timing, providing clock for Received Data. The frequency of this circuit should be equal to that of DTE-Sourced Transmitter Signal Element Timing. This circuit is equivalent to DC in older versions of EIA-232, as referenced in chapter 3.

TABLE 4-1. V.35 INTERCHANGE CIRCUIT USE

<u>œ</u> П		Sausan	Electrical	Required State of	<u>Comments</u>
D	<u>Name</u>	<u>Source</u>	<u>State</u>	Control/Status Signals	
101	Protective Ground	DTE/DCE	Ground	N /A	
102	Signal Ground	DCE/DTE	Ground	N⁄A	
103	Transmitted Data	DTE	Active	Ŋ⁄A	Data Circuit
104	Received Data	DCE	Active	N/ A	Data Circuit
105	Request to Send	DIE	Active	ΩN	Asserted ON by
106	Clear to Send	ΰŒ	Active	ON	Asserted ON by monitored by determine lin
107	Data Set Ready	DCE	Active	CN	Asserted ON by monitored by
109	Received Line	DŒ	Active	ON	Asserted ON by
	Signal Detector				monitored by PS
112	T — itt Cimal	m	A - A - 2	AL/A	determine lin
113	Transmitter Signal	DTE	Active	ŊA	Timing circuit Data when the P
	Element Timing				timing.
	Terminal Receive	DTE	Active	N/A	Timing circuit
	Timing			·	Data when the timing.
114	Transmitter Signal	DŒ	Active	N/A	Timing circuit
	Element Timing			•	Data when the D
					timing.
115	Receiver Signal	DCE	Active	N/A	Timing circuit
	Element Timing				Data when the D
					timing.

NOTES: N/A = Not Applicable

- 3. <u>Mechanical Characteristics</u>. All V.35 connectors offered for the C/30E meet the specifications provided in this section. Cables for this interface, supplied by DDN, are equipped with an EIA-449 connector at one end to mate with the EIA-449 connector on the C/30E fantail; the other end provides a MIL-C-28748 34-pin connector to mate with the V.35 DCE.
- a. <u>Interface Connectors</u>. All V.35 connectors on the C/30E fantail are DC-37P type (male) connectors. They are wired as described in table 4-2.
 - (1) Intermating dimensions are in accordance with EIA-449-D.
- (2) The means for C/30E DTE connectors to latch and unlatch from the latching blocks on the DCE connector are within the dimensions specified in EIA-449, section 3.3.1. DDN uses the English 4-40 thread latching block.
- b. <u>Connector Contact Assignments</u>. DDN standard node V.35 connector contact assignments are in accordance with CCITT Recommendation V.35 and ISO 2593. Table 4-2 provides FDN V.35 connector pin assignments. The signals are used as specified in section 2.d.3.

4. Interconnecting Cables.

- a. For interconnecting cable specifications, see chapter 1, section 4, of this guide.
- b. Figure 4-1 is a cabling diagram of a V.35 PSN and nearby V.35 host, and figure 4-2 provides an example of an interconnecting cable (BBNCC P/N# 2409320G01).




FIGURE 4-1. C/30E PSN AND NEARBY V.35 HOST CABLING DIAGRAM

TABLE 4-2. V.35 34-PIN AND 37-PIN CONNECTOR PINOUT

34-pin <u>#</u>	37-pin* <u>#</u>	CCITT <u>ID</u>	<u>Signal Name</u>	449 <u>Name</u>
Α	1	101	Shield	FG
	4	103	Transmitted Data	SD+
P S Y	22	103	Transmitted Data	SD- **
Υ	5	114	Transmitter Signal Element Timing (DCE Source)	ST+
a/AA	23	114	Transmitter Signal Élement Timing (DCE Source)	ST-
R	6	104	Received Data	RD+
T	24	104	Received Data	RD-
C	7	105	Request to Send	RS+
-	25	102	Signal Ground	SG
V	8	115	Receiver Signal Element Timing (DCE Source)	
X	26	115	Receiver Signal Element Timing (DCE Source)	RT-
)	9	106	Clear to Send +	CS+
•	27	102	Signal Ground	SG
(10	141	Local Test Loopback	LL (LT)
	11	107	Data Set Ready +	DM+
•	29	102	Signal Ground	SG-
•	31	102	Signal Ground	SG-
:	13	109	Received Line Signal Detector	RR
J	17		Terminal Timing	TT+ ***
ĺ	35		Terminal Timing	TT- ***
_	16		Terminal Receive Timing	TRT+ ***
ī	34		Terminal Receive Timing	TRT- ***
3	19	102	Signal Ground	SG
3	37	102	Signal Ground	SG

^{*} This information represents a straight cable to a V.35 DCE.

** The + and - symbols, used in EIA-449, correspond to A and B, respectively, in V.35 terminology.

*** Internally generated clocks are supplied on pins TT and TRT.

1	Host Pl				2
Pin# +/-		Shield	Shield	ignal +/-	37S Pin# +/-
P/S Y/AA R/T V/X C/NC E/NC D/NC	RT RS	Pair # >-(1)\ >-(2)\ >-(3)/ >-(4)/ >-(5)	+	SD TT RD TRT RS	
F/NC	RR		+<	RR	13/31
B/B	SG	1	NC NC NC	•	19/37

FIGURE 4-2. CABLE EXAMPLE: C/30E PSN TO NEARBY V.35 HOST

CHAPTER 5. MIL-STD-188-114 NEIGHBOR OR NEARBY TRUNK INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the MIL-STD-188-114 balanced DTE interface that connects the C/30E PSN with a modem. DDN supports Extended Modem Looping (XMOD) through the MIL-STD-188-114 interface. This interface is largely in conformance with the EIA-Standard 449/422, considered the general commercial equivalent to MIL-STD-188-114. For ease of reference, Table 5-1 equates the EIA-449, EIA-232-D, and CCITT interface signal names. However, in the rest of chapters 5 and 6, only the EIA-449 signal names will be used.

2. Electrical Characteristics.

- a. <u>Voltage Levels</u>. The electrical measurements of the C/30E 188-114 interface circuits are in accordance with MIL-STD-188-114, chapter 5, except with regard to subsection 5.1.1.3: Open Circuit Measurement. The C/30E open circuit driver voltage, measured in accordance with 5.1.1.3, is less than $\pm 9.0V$ for balanced drivers and $\pm 4.5V$ for unbalanced drivers.
- b. <u>Clocking</u>. Two fantails, MMB and MMBC, provide the EIA-449 connectors that terminate cables from all I/O interfaces. The MMB fantail connector is configured as a DTE. When the MMB fantail is used, the DCE must provide clock because the MMB fantail does not support clock-sourcing capability. The MMBC, a clock-sourcing enhanced fantail, is configured as a DCE and can provide clock.
- (1) MMBC Clock Rates. MMBC and MMB interface hardware support any external clock between 1.2 kb/s and 112 kb/s. However, DDN policy is that the minimum PSN bit rate be 9.6 kb/s. When MMBC clock-sourcing capability is used, the MMBC on-board clock generator provides the frequencies described in Table 5-2.

TABLE 5-2. FREQUENCIES PROVIDED BY THE MMBC FANTAIL

Clock Frequency Accuracy* 112kHz, 64kHz, 56kHz, 50kHz ±0.005% (50 ppm**)

^{*} Accuracy over a temperature range of 10 to 30 degrees C. ** PPM = Parts Per Million

TABLE 5-1. SIGNAL NAME EQUIVALENCY TABLE

EIA-449)	EIA-	<u>232-1</u>)	<u>cm</u>	1
D	<u>Name</u>	D	<u>Name</u>	$\overline{\mathbb{D}}$	<u>Nam</u>
SG	Signal Ground	AB	Signal Ground	102	S
æ æ	Send Common		•	102a	D
RC	Receive Common			102b	D .
SD	Send Data	BA	Transmitted Data	103	Ţ
RD	Receive Data	BB	Received Data	104	R
RS	Request To Send	CA	Request To Send	105	R
CS	Clear To Send	03	Clear To Send	106	R
<u>DM</u>	Data Mode	α	Data Set Ready (DOE Ready)	107	D
TR	Terminal Ready	Ø.	Data Terminal Ready (DTE Ready)	108/2	D
RR	Receiver Ready	Œ	Received Line Signal Detector	109	D
IS	Terminal In Service				1
SR	Signaling Rate Selector	СH	Data Signal Rate Selector	<i>i</i> 111	D
CT	Cimalina Daka	CT	(DIE Source)	110	n
SI	Signal ing Rate Indicator	CI	Data Signal Rate Selector (DCE Source)	112	D
NS	New Signal		(but said te)		1
π	Terminal Timing	DA	Transmitter Signal Element Timing	113	T
			(DTE Source)		
ST	Send Timing	DB	Transmitter Signal Element Timing	114	T
		_	(DCE Source)		_ i
RT	Receive Timing	00	Receiver Signal Element Timing	115	R
22	Select Standby			116	S
ŜŦ	Select Frequency			126	S
ũ	Local Loopback	Щ	Local Loopback	141	L
RL.	Remote Loopback	RL	Remote Loopback	140	R ;
	•		•		Í

- (2) <u>Signaling Sense</u>. Signaling sense for balanced and unbalanced circuits is in accordance with EIA-422-A with the exception that the differential voltage applied to the interconnecting cable is in the range of 2 volts to 9 volts for the C/30E. As defined in EIA-422-A, ON (0, Space, or +) is generated when A terminal is positive with respect to the B terminal, and OFF (1, MARK, or -) is generated when A terminal is negative with respect to the B terminal.
 - (3) On-Board Jumpers. There are three jumper option pairs on the MMB:
 - --1 Used for RS-422 mode (balanced Category I circuits)
 - --2 Used for RS-423 mode (unbalanced Category I circuits)
 - --3 Used for normal (univerted) data operation
 - -- 4 Used to invert transmit and receive data
 - --5 Used for invert data in RS-423 mode
 - --6 Used for RS-422 mode or normal data in RS-423 mode

Boards are shipped from the factory with steps 1, 3, 6 selected.

- c. <u>Bit Rate and Cable Length</u>. Interconnecting cable length and its relation to data signaling rates are in accordance with EIA Standard 449, section 6.10, and EIA Standard 422-A, section 4.3 and the appendix.
- (1) <u>Maximum Cable Length</u>. The maximum length of the cable is 1000 feet.
- (2) <u>Slew Rate Limiting</u>. Signal rise time is set to 1 microsecond (100 kb/s value).
- d. <u>Interchange Circuits</u>. There are two EIA-449 trunk interfaces: a non-clock-sourcing interface provided by the MMB daughterboard, and a clock-sourcing interface provided by the MMBC daughterboard. The difference in the implementation of these two interfaces is described in this section, as well as in tables 5-3 and 5-4.
- (1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in Tables 5-3 and 5-4.
- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are under program control: the software can react to a received signal when it changes, and the software can assert a transmitted signal when necessary (such as RS, TR, and LL which can be used by operations personnel for testing connections). Unsupported circuits are either not read by the software or a value is written to the circuit by the software and that value does not change during operation. Tables 5-3 and 5-4 provides a list of circuits and their use.

- (3) <u>Interchange Circuit Definitions</u>. For additional information about these interchange circuits, see EIA Standard 449. The following descriptions assume use of full period/full duplex circuits, with flow control handled at higher levels.
 - (a) Signal Ground. See EIA Standard EIA-449.
 - (b) Send Common. See EIA Standard EIA-449.
 - (c) Receive Common. See EIA Standard EIA-449.
- (d) <u>Terminal in Service</u>. For the non-clock-sourcing interface, IS is tied ON by the hardware. For the clock-sourcing interface, this circuit is not connected.
 - (e) Incoming Call. IC is not connected.
- (f) <u>Terminal Ready</u>. For the non-clock-sourcing interface, TR is asserted OFF by PSN software when the link is initialized and allows Monitoring Center control. For the clock-sourcing interface, TR is not connected.
- (g) $\underline{\text{Data Mode}}$. For the non-clock-sourcing interface, DM is not monitored by the PSN software. For the clock-sourcing interface, DM is asserted ON by hardware.
 - (h) Send Data. See EIA Standard EIA-449.
 - (i) Receive Data. See EIA Standard EIA-449.
- (j) <u>Terminal Timing</u>. See EIA Standard EIA-449. TT is supported as a "reflected clock" in phase with ST.
 - (k) Send Timing. See EIA Standard EIA-449.
 - (1) Receive Timing. See EIA Standard EIA-449.
- (m) <u>Request to Send</u>. For the non-clock-sourcing interface, RS is asserted OFF by the PSN software when the link is initialized. RS allows Monitoring Center control. For the clock-sourcing interface, RS is not connected.
- (n) <u>Clear to Send</u>. For the non-clock-sourcing interface, CS is not monitored by the PSN software. For the clock-sourcing interface, CS is asserted ON by hardware.
- (o) <u>Receiver Ready</u>. For the non-clock-sourcing interface, RR is not monitored by PSN software. For the clock-sourcing interface, RR is asserted ON by hardware.
- (p) New Signal. For the non-clock-sourcing interface, NS is tied OFF by the hardware. For the clock-sourcing interface, NS is not connected.

- (q) <u>Select Frequency</u>. For the non-clock-sourcing interface, SF/SR is electrically active and asserted OFF by the hardware when the link is initialized. For the clock-sourcing interface, SF/SR is not connected.
- (r) <u>Signaling Rate Selector</u>. See Select Frequency, 2.d.3.q above for a description.
 - (s) Signaling Rate Indicator. SI is not connected.
- (t) <u>Local Loopback</u>. For the non-clock-sourcing interfaces, LL is electrically active, but asserted OFF by PSN software when the link is initialized. LL can be controlled by the Monitoring Center. For the clock-sourcing interface, LL is not connected.
- (u) Remote Loopback. RL is electrically active, but asserted OFF by PSN software when the link is initialized. For the non-clock-sourcing interface, RL is not available for Monitoring Center control. For the clock-sourcing interface, RL is asserted when another DCE requests the PSN to enter remote loopback.
- (v) <u>Test Mode</u>. For the non-clock-sourcing interface, TM is not connected. For the clock-sourcing interface, TM is OFF during normal operations but ON during loopback operations to acknowledge the loopback request from another DCE.
- (w) <u>Select Standby</u>. For the non-clock-sourcing interface, SS is tied OFF by hardware. For the clock-sourcing interface, SS is not monitored by PSN software but it is used as the remote loop indicator when the PSN requests another DCE to enter remote loopback.
- (x) <u>Standby Indicator</u>. For the non-clock-sourcing interface, SB is not connected. For the clock-sourcing interface, SB is OFF during normal operations, and it is used as the remote loop request signal for loopback operations when the PSN requests another DCE to enter remote loopback.

Gr ω Co Da Da As T No No As T No No Ti

No Ti Da Ti Da Ti Da Ti No No Ti

Ti No Ti Ti No

TABLE 5-3. DDN STANDARD NODE MMB*/MMBC INTERCHANGE CIRCUIT USE

449 <u>ID</u>	<u>ETA-449 Name</u>	<u>Source</u>	Electrical Required State Circuit Control/Status S	
83 83 80 80 80 80 80	Signal Ground Send Common Receive Common Send Data Receive Data Request to Send	DTE/DOE DTE DOE DTE DOE DTE DOE	Ground Ground Ground Active Active Active	N/A N/A N/A N/A N/A OFF
CS DM TR	Clear to Send Data Mode Terminal Ready	DCE DCE DTE	Active Active Active	Don't Care Don't Care OFF
rr Sq SF/Sr	Receiver Ready Signal Quality Select Frequency/ Signaling Rate Sel.	CCE CCE CTE	Active Not Connected Static	Don't Care Don't Care OFF
SI TT	Signaling Rate Terminal Timing	DTE DTE	Not Connected Active	Don't Care N⁄A
ST	Send Timing	DOE	Active	N/A
rt	Receive Timing	DOE	Active	N/A
TT TC 28 22	Select Standby Standby Indicator Incoming Call Local Loopback	DTE DCE DTE	Static Not Connected Not Connected Active	OFF Don't Care Don't Care OFF
rl Tm NG IS AT	Remote Loopback Test Mode New Signal Terminal in Service Alternate Timing	OIE OIE OIE	Static Not Connected Static Static Not Connected	OFF Don't Care OFF ON N/A

NOTE: N/A = Not Applicable * MMB provides a non-clock-sourcing (DTE) interface.

- 3. <u>Mechanical Characteristics</u>. All EIA-449/422 connectors offered for the C/30E meet the following specifications.
- a. <u>Interface Connectors</u>. All C/30E EIA-449 connectors interfacing an MMB with an MMBC have DC-37P type (male) connectors for the MMB side and a DC-37S type (female) connectors for the MMBC side. Two interfacing MMBC-configured PSNs use two DC-37P connectors.
- (1) Intermating dimensions are in accordance with EIA-449, section 3.3.1.
- (2) The means for C/30E DTE connectors to latch and unlatch from the latching blocks on the DCE connector are within the dimensions specified in EIA-449, section 3.3.2. DDN uses the English 4-40 thread latching block.
- b. <u>Connector Contact Assignments</u>. All C/30E EIA-449/422 contact assignments are in accordance with EIA-449, section 3.4. Table 5-4 provides the DDN standard node connector pinout. The signals are used as specified in section 2.d.3 of the Standard.

4. Interconnecting Cables.

- a. For interconnecting cable specifications, see chapter 1, section 4, of this guide.
- b. Figure 5-1 is a cabling diagram of a C/30E PSN connected to a nearby EIA-449 PSN via an MMB-MMBC configuration. Figure 5-2 is a cabling diagram of a C/30E PSN connected to a nearby EIA-449 PSN via an MMBC-MMBC configuration, the preferred configuration for the DDN. Figure 5-3 is an example of a cable used to interconnect the MMB-MMBC configuration, whereas figure 5-4 illustrates the MMBC-MMBC nearby EIA-449 PSN connection.
- (1) <u>Conductor Size</u>. Interconnecting cables should be in accordance with MIL-STD-188-114, Appendix C, with regard to conductor size (subsection 30.3.1). Interconnecting cables or wires should be composed of wires of a 24 AWG or larger conductor for solid or stranded copper wires, or for non-copper conductors a sufficient size to yield a dc wire resistance not to exceed 30 ohms/1000 feet per conductor.
- (2) <u>Mutual Pair Capacitance</u>. In accordance with MIL-STD-188-114, the capacitance between one wire in the pair to the other wire in the pair should not exceed 20 picofarads/foot, and the value should be reasonably uniform over the length of the wire or cable.
- (3) <u>Stray Capacitance</u>. In accordance with MIL-STD-188-144, the capacitance between ome wire in the cable to all others in the cable sheath, with all others connected to ground, should not exceed 40 picofarads/foot, and should be reasonably uniform for a given conductor over the length of the wire or cable.

TABLE 5-4. DON STANDARD NODE EIA-449 (DTE) CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
1	FG		Frame Ground
2	SI	111	Not Connected
20	RC	102b	Receive Common
3	AT		Not Connected
21	AT		Not Connected
4	SD	103	Send Data +
22	SD	103	Send Data -
5	ST	114	Send Timing +
23	ST	114	Send Timing -
6	RD	104	Receive Data +
24	RD	104	Receive Data -
7	RS	105	Request to Send +
25	RS	105	Request to Send -
8	RT	115	Receive Timing +
26	RT	115	Receive Timing -
9	CS	106	Clear to Send +
27	CS	106	Clear to Send -
10	LL	141	Local Loopback
28	IS		Tied to "1" on MMB, Not Connected on MMBC
11	DM	107	Data Mode +
29	DM	107	Data Mode -
12	TR	108.2	Terminal Ready +
30	TR	108.2	Terminal Ready -
13	RR	109	Receiver Ready +
31	RR	109	Receiver Ready
14	RL	140	Remote Loopback - Tied to "O" on MMB,
20	00	110	Active on MMBC
32	SS	116	Select Standby - Tied to "O"
15	IC	125	Incoming Call
33	SQ SE (SB	110	Signal Quality
16	SF/SR	126	Select Frequency/Signaling Rate Tied to "1"
34	NS		New Signal - Tied to "O"
17	TT	113	Terminal Timing +
35	TT	113	Terminal Timing -
18	TM	142	Not Connected - MMBC Has This
36	SB	117	Not Connected - MMBC Has This
19	SG	102	Signal Ground
37	SC	102a	Send Common

(4) Pair-to-Pair Balanced Crosstalk. In accordance with MIL-STD-188-144, Appendix C, with regard to pair-to-pair balanced crosstalk (subsection 30.3.4), the crosstalk from one pair of wires to any other pair in the same cable sheath should have a minimum value of 40 dB attenuation measured at 150 kHz.




FIGURE 5-1. C/30E EIA-449 PSN AND NEARBY EIA-449 PSN CABLING DIAGRAM (C/30E SOURCES CLOCK)




FIGURE 5-2. C/30E PSN WITH MMBC TO EIA-449 NEARBY PSN CABLING DIAGRAM WITH MMBC (C/30E SOURCES CLOCK)

MM C/3 P	0E 1			C/ P	BC 30E 2
DC- Pin# +/- 1		Shield	S Shield +	ignal +/-	-37S Pin# +/- 1
4/22	SD	Pair # >-(1)		SD	4/22
5/23	ST	>-(2)		ST	5/23
6/24	RD	>-(3)		RD	6/24
8/26	RT	>-(4)		RT	8/26
12/30	TR	>-(5)		TR	12/30
9/27	cs	>-(6)		CS	9/27
19/37	SG\SC	>-(7)	<	SG/SC	19/37
11/29	DM	>-(8)		TM	20/18
13/31	RR	>-(10)-+		RR	13/31
7/SC	RS	>-(11)-		RL	14/NC
17/35	TT	>-(12)-		TT	17/35
		+-(9)	- NO CONNECTION (NC)		

FIGURE 5-3. CABLING EXAMPLE: C/30E WITH MMB TO EIA-449 NEARBY PSN WITH MMBC (C/30E SOURCES CLOCK)

MMB C/3 P1 DC-	0E			C/ P	BC 30E 2 -37P
Pin#	Signa			ignal	Pin#
1 1	+/- FG	Shield >+	Shield +<	+/- FG	1
4/22	SD	Pair # >-(1)\ /-	>	SD	4/22
6/24	RD	>-(3)/ \	>	RD	6/24
8/26	RT	>-(4)\	/<	RT	8/26
12/30	TR	>-(5)\		TR	12/30
9/27	CS	>-(6)\	/<	CS	9/27
19/37	SG\SC	>-(7)\-	-/	SG/SC	19/37
32/NC	DM	>-(8)	\ 	TM	18/SG
18/SG	TM	>-(10)/	\<	SS	32/NC
14/NC	RL	>-(11)/	\<	SB	36/SG
17/35	TT	>-(12)-+/	\<	TT	17/35
		> (2) N +-(5) N	O CONNECTION (NC) C		
		∔-(9) N	С		

FIGURE 5-4. CABLING EXAMPLE: C/30E WITH MMBC TO EIA-449 NEARBY PSN WITH MMBC (C/30E SOURCES CLOCK)

CHAPTER 6. MIL-STD-188-114 REMOTE TRUNK INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the MIL-STD-188-114 balanced remote trunk interface. DDN supports Extended Modem Looping (XMOD) through the MIL-STD-188-114 interface. This chapter also documents the interface between the remote modem and the PSN (demarcation point A in figure 6-1) with no intervening cryptographic devices (KG-84As). Eventually KG-84As will be required for all trunk circuits; therefore, chapter 6 also provides an example of the cabling that connects from the remote modem to the remote Fixed Plant Adapter (FPA) and then to the PSN (demarcation point B in figure 6-2).

2. Electrical Characteristics.

a. <u>Voltage Levels</u>. The modems used will conform to EIA Standard 449. The electrical interface of the KG-84A is in accordance with MIL-STD-188-114, chapter 5, except with regard to subsection 5.1.1.3: Open Circuit Measurement. The open circuit driver voltage, measured in accordance with section 5.1.1.3 of this statement, is less than ± 9.0 V for balanced drivers and ± 4.50 V for unbalanced drivers.

b. Clocking.

- (1) Modem Clocking. The modem supplies timing on the Send Timing and Receive Timing circuits. Terminal Timing isnot supported for remote PSN interfaces. While the DDN hardware will support between 1.2 kb/s and 64 kb/s, DDN policy states that the minimum PSN access rate be 9.6 kb/s.
- (2) <u>Signaling Sense</u>. Signaling sense for balanced and unbalanced circuits is in accordance with EIA Standard 422-A with the exception of the differential voltage, which applied to the interconnecting cable, is in the C/30E range of 2 volts to 9 volts. As defined in EIA Standard 422-A, ON (0, Space, or +) is generated when the A terminal is positive with respect to the B terminal, and OFF (1, MARK, or -) is generated when the A terminal is negative with respect to the B terminal.

c. Bit Rate and Cable Length.

- (1) <u>EIA-449 Compliance</u>. Interconnecting cable length and its relation to data signaling rates are in accordance with EIA Standard 449, section 6.10, and EIA Standard 422-A, section 4.3 and the Appendix.
- (2) <u>Maximum Cable Length</u>. The maximum cable length between the remote modem and the PSN, including the intervening FPA is 1000 feet; however, cable lengths less than 200 feet are preferred.




FIGURE 6-1. DEMARCATION POINT "A" BETWEEN THE C/30E AND REMOTE C/30E




FIGURE 6-2. DEMARCATION POINT "B" BETWEEN THE KGAB AND C/30E PSN

d. Interchange Circuits.

(1) C/30E Local Modem Interface.

- (a) Signal flow between the C/30E and the local modem is shown in figure 6-3. This interface and associated hardware are provided by DDN. The signal flow is the same when a KG-84A is used. This interface uses EIA-449 pin assignments.
- (b) As shown in figure 6-3, the supported signals are Send Data (SD), Send Timing (ST), Receive Data (RD), and Receive Timing (RT). Clear to Send (CS), Data Mode (DM), and ReceiverReady (RR) are tied ON by the cable connected to the fantail.Terminal Ready (TR) is being used for the Remote Loopback (RL) function. Request to Send (RS) is being used for the Local Loopback (LL) function. The signal LL is being used for the COMSEC Loopback (CL) described below.
- (c) A special DDN-specific loopback signal, CL, is provided as shown in figure 6-3. The Local Loopback (LL) signal is used by the PSN to loop the local KG-84A and is designated as "C" loop or CL (standing for COMSEC Loopback) in figure 6-3 after it leaves the C/30E fantail.
- 3. <u>Mechanical Characteristics</u>. All EIA-449/422 connectors offered for the C/30E meet the specifications of this section.
- a. <u>Interface Connectors</u>. DDN MIL-STD-188-114 DCE connectors are DC-37S type (female) and DC-37P type (male) connectors. The DDN FPA uses an MS connector on the KGAB counter assemblies.

b. Connector Contact Assignments.

- (1) <u>C/30E Connectors</u>. All DDN EIA-449/422 contact assignments are in accordance with EIA Standard 449, section 3.4. In chapter 1, Table 5-4 provides the standard DTE pinouts and section 2.d.3 of the Standard provides circuit descriptions.
- (2) <u>KGAB Connectors</u>. KGAB connectors to the remote C/30E and the remote modem are shown in Tables 6-2 and 6-3, respectively.

PSIV/ MII	,	Cable 6833	#	Patch Panel	Cable # 6817		KGAB	}	Cable # 6812	Patch Panel	Cable # 7835	DŒ
+-+	· Pin #	+	+ +	Pin #	+ ++	Pin #	+-+	Pin	# ++	Pin # 		#+-+
20	+/- 4/22	<u> </u>	 >	+/- 2/14	 (1)>	+/-	20	+/- 2/3	>	+/- 2/14		
ST	5/23		>	15/16	<(2)	4/5	ST	4/5	<	15/16	< 5/2	23 ST
RD	6/24		>	3/19	<(3)	6/7	RO	6/7	<	3/19	< 6/2	24 RO
RT	8/26 ·		>	17/18	<(4)	8/9	RT	8/9	<	17/18	< 8/2	26 RT
98/ NS	12/30 -		>	20/10	(5)>	10/11	TR	10/11	>	20/10	>12/3	30 TR
											+> 7/2	25 RS
	ı	VC<		5/6	<(6)	14/15	ß	12/13	<	5/6	< 9/2	7 03
SC	19/37 -			7/8	(7)>	12/13	SG	14/15		7/8	19/	37 SG
SR	16/37 -		>	12/13	(8)>	16/17	a	16/17	>	12/13	> NC	
RL	14/37		>	11/21	(9)>	18/19	RL	18/19	>	11/21	>14/3	37 RL
RS	7/37		>	4/9	(10)>	20/21	α.	20/21	>	4/9	> NC	
ш	10/37		>	22/25	(11)>	22/23		22/23	>	22/25	>10/3	37 LL
QN CS					(12)>	2/3	$ \Pi $	24/25	>	24/23	>17/3	5 Π
CS DM	9/27 < 11/29 <		1		•		+-+		•		T	
RR	13/31 <											
+	,											++

Notes: 1. Pin numbers are the same on both sides of Patch Panel.
2. Encircled numbers are the cable pair numbers.

FIGURE 6-3. FUNCTIONAL SIGNAL FLOW BETWEEN A NEARBY MODEM AND C/30E, OR A SR(ON) NS(OFF) KGAB AND A REMOTE PSN

TABLE 6-1. REMOTE-MODEM DCE INTERFACE CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	Name
tory			
1	FG		Frame Ground
		103	Send Data
22	SD -	103	Send Data
5	ST +	114	Send Timing
		114	Send Timing
		104	Receive Data
			Receive Data
			Request to Send
			Request to Send
			Receive Timing
			Receive Timing
			Clear to Send
			Clear to Send Terminal Ready
			Terminal Ready
			Terminal Timing
			Terminal Timing
			Signal Ground
37	SC	102a	Send Common
nal			
2	ST	112	Signaling Rate Indicator
			Local Loopback
			Data Mode
			Receiver Ready
14			Remote Loopback
15	IC		Incoming Call
16	SF/SR	126/111	Select Frequency/Signaling Rate
10	T14	140	Selector
			Test Mode
		102b	Receive Common
		107	Terminal In Service
			Data Mode
			Receiver Ready
			Select Standby Signal Quality
			New Signal
		117	Standby Indicator
	tory 1 4 22 5 23 6 24 7 25 8 26 9 27 12 30 17 35 19 37 nal 2 10 11 13 14 15	ID tory 1	ID ID tory 1

TABLE 6-2. KGAB - REMOTE C/30E CONNECTOR PINOUT

			,	
	<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
Mandato	ory			
	1 24 25 4 5 6 7 8 9 10 11 12 13 19	FG SD + SD - ST + ST - RD + RD - RT + RT - TR + TR - SG SC SS	103 103 114 114 104 104 115 115 108.2 108.2 102 102a 116	Frame Ground Send Data Send Data Send Timing Send Timing Receive Data Receive Data Receive Timing Receive Timing Terminal Ready Terminal Ready Signal Ground Send Common Select Standby
Optiona	11			
	14 15 22 20 21 18 2 3 16 17	CS + CS - LL DL + DL - RL TT + TT - CL + CL -	106 106 141 105 105 140 113 113 126	Clear to Send Clear to Send Local Loopback "D" Loop (Reserved) "D" Loop (Reserved) Remote Loopback Terminal Timing Terminal Timing "C" Loop (KG-84A Loop) "C" Loop (KG-84A Loop)

TABLE 6-3 KGAB - REMOTE MODEM CONNECTOR PINOUT

	<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
Mandator	^ y			
	1 2 3 4 5 6 7 8 9 10 11 14 15 24 25	FG + SD + SD - ST + ST - RD + RT + TR - SG SG TT + TT -	103 103 114 114 104 104 115 115 108.2 108.2 102 102 113 113	Frame Ground Send Data Send Data Send Timing Send Timing Receive Data Receive Data Receive Timing Receive Timing Terminal Ready Terminal Ready Signal Ground Signal Ground Terminal Timing Terminal Timing
Optional	l			
	12 13 16 17 18 19 20 21 22 23	CS + CS - CL - RL + RL - DL + DL - LL + LL -	106 106 140 140 141 141	Clear To Send Clear To Send "C" Loop (KG-84A Loop) "C" Loop (KG-84A Loop) Remote Loopback Remote Loopback "D" Loop (Reserved) "D" Loop (Reserved) Local Loopback Local Loopback

4. <u>Interconnecting Cables</u>. Figures 6-4 and 6-5 provide a cabling diagram of a configuration with a C/30E, modems, and FPAs. Table 6-4 describes the cables used for interconnecting these devices. See chapter 1, section 4, for specifications on interconnecting cables.

TABLE 6-4. REMOTE INTERFACE CABLES

Connection	BBNCC P/N#	Description
PSN IMP/MII to DPPE	2406833G01	12-pr, PSN/MSYNC 188-114 Bal Host to DB25P
DPPE to KGAB	2406817G01	12-pr, DB25S to FPA-J1
KGAB to DPPC	2406812G01	12-pr, FPA-J2 to DB25P
DPPC to DCE	2407835G01	12-pr, DB25S to 188-114 DCE




FIGURE 6-4. C/30E AND REMOTE HOST CABLING DIAGRAM




FIGURE 6-5. C/30E AND REMOTE TRUNK CABLING DIAGRAM (WITH CRYPTOGRAPHIC DEVICES)

CHAPTER 7. EIA-232-D NEIGHBOR OR NEARBY TRUNK INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the obsolete DDN EIA-232-D PSN connection at the neighbor or nearby PSN. DDN supports Extended Modem Looping (XMOD) through the EIA-232-D interface. For ease of reference, Table 7-1 equates the EIA-232-D, EIA-449, and CCITT interface signal names. However, in the rest of this chapter, only the EIA-232-D signal name will be used. DDN uses the EIA-232-D interface only where an existing non-DDN standard PSN provides such an interface, and it is not feasible to install a MIL-STD-188-114 balanced interface prior to upgrading the entire node to DDN standard (MIL-STD-188-114 balanced serial trunk interfaces).

2. Electrical Characteristics.

a. <u>Voltage Levels</u>. The electrical measurements of the C/30E EIA-232-D interface circuits are in accordance with EIA Standard 232-D, section 2.1. For normal operation, the open circuit driver voltage shall be no more than ± 15 V.

b. <u>Clocking</u>.

- (1) <u>Supported Clock Rates</u>. The MMR fantail contains the connector that terminate cables from all I/O interfaces. The fantail contains one EIA-232-D connector configured as a DTE. This interface has no clock-sourcing capability. The hardware can support external clock rates between 1.2 kb/s and 112 kb/s. However, DDN policy is 9.6 kb/s for the minimum PSN bit rate and 19.2 kb/s for the maximum rate.
- (2) <u>Signaling Sense</u>. Signaling sense is in accordance with EIA Standard 232-D, subsection 2.1.3. The signal is considered marking (OFF) when the voltage on the interchange circuit is more negative than -3 V with respect to signal ground, and spacing (ON) when the voltage is more positive than +3 V with respect to signal ground.
- c. <u>Bit Rate and Cable Length</u>. Interconnecting cable length is in accordance with EIA-232-D, section 3.1. The recommended maximum cable length between an EIA-232-D DCE and DTE is 200 feet when overall shielded, low capacitance, twisted pair cable is used.

d. Interchange Circuits.

(1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in Table 7-2.

TABLE 7-1. SIGNAL NAME EQUIVALENCY TABLE

514 000 0			_		
<u>EIA-232-D</u>	•	<u>EIA-44</u>		$\overline{\alpha}$	
D	<u>Name</u>	D	<u>Name</u>	<u>ID</u>	<u>Name</u>
AB	Signal Ground	SG	Signal Ground	102	S
Œ	Ring Indicator	IC	Incoming Call	125	č
Œ	DTE Ready	TR	Terminal Ready	108/2	Ď
α	DOE Ready	DM	Data Mode	107	Ď
BA	Transmitted Data	SD	Send Data	103	T
BB	Received Data	RD	Receive Data	104	R
DA	Transmitter Signal Element Timing (DTE Source)	π	Terminal Timing	113	Ť
DB	Transmitter Śignal Element Timing (DCE Source)	ST	Send Timing	114	Ť
DD .	Receiver Signal Element Timing (DCE Source)	RT	Receive Timing	115	R
CA	Request To Send	RS	Request To Send	105	R
Œ	Clear To Send	α	Clear To Send	106	R
Œ	Received Line Signal Detector	RR	Receiver Ready	109	D
Œ	Signal Quality Detector	3 0	Signal Quality	110	D
СН	Data Signal Rate Selector (DTE Source)	S R	Signaling Rate Selector 111		D
CI	Data Signal Rate Selector (DCE Source)	SI	Signaling Rate Indicator	112	D
Щ	Lòcal Loopback	Щ	Local Loopback	141	1
RL	Remote Loopback	RL	Remote Loopback	140	Ŕ
TM	Test Mode	TM	Test Mode	142	Ť

- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are under program control: either the software reacts to a received signal when it changes, or the software can assert a transmitted signal when necessary (such as LL which can be used by operations personnel for testing connections). Unsupported circuits are either not read by the software or a value is written to the circuit by the software, and that value does not change during operation. Table 7-2 provides a list of circuits and their use.
 - (3) Interchange Circuit Definitions.
 - (a) Signal Ground. See EIA Standard 232-D.
- (b) $\underline{\text{DCE Ready}}$. This circuit is not monitored by the PSN software.
- (c) <u>DTE Ready</u>. This circuit is asserted OFF by PSN software when the link is initialized. Available for Monitoring Center control.
 - (d) Transmitted Data. See EIA Standard 232-D.
 - (e) Received Data. See EIA Standard 232-D.
- (f) <u>Transmitter Signal Element Timing (DCE Source)</u>. See EIA Standard 232-D. This circuit provides the clock for Transmitted Data when the DCE sources timing.
- (g) <u>Receiver Signal Element Timing (DCE Source)</u>. See EIA Standard 232-D. This circuit provides clock for Received Data when the DCE sources timing.
- (h) <u>Request to Send</u>. This circuit is asserted OFFby PSN software when the link is initialized. Available for Monitoring Center control.
- (i) $\underline{\text{Clear to Send}}$. This circuit must be asserted ON by the DCE, but it is not monitored by the PSN software.
- (j) <u>Received Line Signal Detector</u>. This circuit must be asserted ON by the DCE, but it is not monitored by the PSN software.
- 3. Mechanical Characteristics. The MMR EIA-232-D connectors on the C/30E meets the specifications provided in this section.
- a. <u>Interface Connectors</u>. The MMR C/30E fantail EIA-232-D connector is a DB-25P type (male) connectors. Intermating dimensions are in accordance with EIA-232-D, section 3.2.1.
- b. <u>Connector Contact Assignments</u>. DDN standard node EIA-232-D connector contact assignments are in accordance with EIA-232-D, section 3.3.1. Table 7-3 provides DDN EIA-232-D connector pin assignments. Signal use is specified in section 2.d.3. of this Standard.

TABLE 7-2. EIA-232-D INTERCHANGE TRUNK CIRCUIT USE

232 <u>I</u> D	<u>EIA-232-D Name</u>	Source	Electrical Required State State Control/Status S	
AB	Signal Ground	DTE/DOE	Ground	ny/a*
BA	Transmitted Data	DTE	Active	ny/a
BB	Received Data	DOE	Active	ny/a
CA	Request to Send	DTE	Active	off
œ	Clear to Send	DOE	Active	Don't Care
С	DCE Ready	DOE	Active	Don't Care
О	DTE Ready	DIE	Active	OFF
CF	Received Line Signal	DEE	Active	Don't Care
CB	Transmitter Signal	DEE	Active	N/A
DD	Receive Signal Element Timing	DCE	Active	N/A

^{*} N/A = Not Applicable

TABLE 7-3. EIA-232-D CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
1			Shield
2	ВА	103	Transmitted Data
3	BB	104	Received Data
4	CA	105	Request To Send
4 5 6	CB	106	Clear To Send
6	CC	107	DCE Ready
	AB	102	Signal Ground (Common Return)
7 8 9	CF	109	Received Line Signal Detector
9			+ DC Test Voltage (+8VDC)
10			- DC Test Voltage (-8VDC)
11	DB	114	Transmitted Signal Element Timing (DCE Source)
12	DD	115	Receiver Signal Element Timing (DCE Source)
13	CD	108/2	DTE Ready

^{*} The circuit name "DC" is from and earlier version of EIA-232.

4. <u>Interconnecting Cables</u>.

- a. For interconnecting cable specifications, see chapter 1 and section 4, of this guide.
- b. Figure 7-1 is a cabling diagram of a C/30E PSN connected to a nearby EIA-232 PSN, and figure 7-2 is an example of an interconnecting cable (BBNCC P/N# 2405535G01).




FIGURE 7-1. C/30E PSN AND NEARBY EIA-232-D PSN CABLING DIAGRAM

CHAPTER 8. V.35 REMOTE TRUNK INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the obsolete DDN V.35 connection between two remote PSNs. DDN standard does not support neighbor or nearby V.35 PSN-PSN connections. Like the EIA-232 interface, the V.35 interface is used only where an existing non-DDN-standard PSN provides such an interface, and it is not feasible to install a MIL-STD-188-114 balanced interface prior to upgrading the entire node to DDN-standard (MIL-STD-188-114 balanced serial PSN interfaces). All control signals have electrical characteristics of EIA-232-D, and EIA-232-D signal names are used in the rest of this chapter. The data and timing signals conform to Recommendation V.35. DDN supports Extended Modem Looping (XMOD) through the V.35 interface.

2. Electrical Characteristics.

- a. <u>Voltage Levels</u>. The electrical measurements of the $C/30E\ V.35$ interface circuits are in accordance with CCITT Recommendation V.35.
- b. <u>Clocking</u>. The MMV interface hardware contains the connectors that terminate the cables from all I/O interfaces. The MMV fantail contains one V.35 connector configured as a DTE. This interface has no clock-sourcing capability. The hardware can support external clock rates between 300 b/s and 100 kb/s.
- (1) <u>Signaling Sense</u>. Signaling sense is in accordance with CCITT Recommendation V.35. A binary "0" (space) is transmitted when terminal "A" is positive $(+.55v\ \pm20\%)$ to terminal "B" $(-.55v\ \pm20\%)$. A binary 1 is transmitted when terminal "A" is negative $(-.55v\ \pm20\%)$ to terminal "B" $(+.55v\ \pm20\%)$. The drivers produce a nominal 1.1 volts peak-to-peak signal balanced with respect to ground.

c. Bit Rate/Cable Length.

(1) <u>Maximum Cable Length</u>. The recommended maximum cable length between a V.35 DCE and DTE is 30 feet when overall shielded, low capacitance, twisted pair cable is used. Cable lengths of up to 2000 feet are also possible with the proper cables, see LOR-0023-003 for more details.

d. Interchange Circuits.

- (1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in Table 8-1.
- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are

under program control: either the software reacts to the circuit signal when it changes, or the software can assert a circuit when necessary (such as LL which can be used by operations personnel for testing connections). Unsupported circuits either are not read by the software or a value is written to the circuit by the software, and that value does not change during operation. Table 8-1 describes circuit use.

- (3) <u>Interchange Circuit Definitions</u>. EIA-232-D signal names are used throughout this chapter.
 - (a) Signal Ground. See EIA-232-D.
- (b) <u>DCE Ready</u>. This circuit must be asserted ON by the DCE, but it is not monitored by the PSN software.
 - (c) <u>Transmitted Data</u>. See EIA-232-D.
 - (d) Received Data. See EIA-232-D.
- (e) <u>Transmitter Signal Element Timing (DTE Source)</u>. See EIA-232-D. Also see subsection 2.b of this guide. This circuit provides the clock for Transmitted Data when the PSN sources timing. The frequency of this circuit is equal to that of Transmitter Signal Element Timing.
- (f) <u>Transmitter Signal Element Timing (DCE Source)</u>. See EIA-232-D. This circuit optionally provides the clock for Transmitted Data when the DCE sources timing.
- (g) <u>Receive Signal Element Timing (DCE)</u>. This circuit optimally provides the clock for received data when the DCE sources timing.
- (h) <u>Request to Send</u>. This circuit is asserted OFF by the PSN software. Available for Monitoring Center control.
- (i) <u>Clear to Send</u>. This circuit must be asserted ON by the DCE, but it is not monitored by PSN software.
- (j) <u>Received Line Signal Detector</u>. This circuit must be asserted ON by the DCE, but it is not monitored by PSN software.
- (k) <u>Data Terminal Ready</u>. This circuit is asserted OFF by the PSN software. Available for Monitoring Center control.
- (1) <u>Local Test Loopback</u>. This circuit is asserted OFF by the PSN software. Available for Monitoring Center control.

TABLE 8-1. V.35 TRUNK INTERCHANGE CIRCUIT USE

<u>π</u>	<u>Name</u>	Source	Electrical State	Required State of <u>Comments</u> <u>Control/Status Signals</u>
101 102 103 104 105	Protective Ground Signal Ground Transmitted Data Received Data Request to Send	OTE/DOE DOE/DIE DIE DOE DIE	Ground Ground Active Active Active	N/A N/A N/A N/A OFF
106 107 108/2	Clear to Send DOE Ready DTE Ready	DOE DOE DTE	Active Active Active	ON Don't Care OFF
109 113	Received Line Transmitter Signal Element Timing	DTE	Active Active	ON N/A
114	Transmitter Signal Element Timing	DCE	Active	N/ A
115	Receiver Signal Element Timing	Œ	Active	N /A
141	Local Test Loopback	CCE	Active	OFF

NOTES: N/A = Not Applicable

- 3. <u>Mechanical Characteristics</u>. All V.35 connectors offered for the C/30E meet the specifications provided in this section. Cables for this interface, supplied by DDN, are equipped with an EIA-449 connector on one end to mate with the EIA-449 connector on the C/30E fantail; the other end provides a MIL-C-28748 34-pin connector to mate with the V.35 DCE.
- a. <u>Interface Connectors</u>. The V.35 connectors on the C/30E fantail is a DC-37P type (male) connector. It is wired as described in Table 8-2.
 - (1) Intermating dimensions are in accordance with EIA-449-D.
- (2) The means for C/30E DTE connectors to latch and unlatch from the latching blocks on the DCE connector are within the dimensions specified in EIA-449, section 3.3.1. DDN uses the English 4-40 thread latching block.
- b. <u>Connector Contact Assignments</u>. DDN standard node V.35 connector contact assignments are in accordance with CCITT Recommendation V.35 and ISO 2593. Table 8-2 provides DDN V.35 connector pin assignments. The signals are used as specified in section 2.d.3.

4. <u>Interconnecting Cables</u>.

- (a) For interconnecting cable specifications, see chapter 1, section 4, of this guide.
- (b) Figure 8-1 is a cabling diagram of a V.35 PSN and remote V.35 PSN, and figure 8-2 provides an example of an interconnecting cable (BBNCC P/N# 2405510G01).




FIGURE 8-1. C/30E PSN AND REMOTE V.35 PSN CABLING DIAGRAM

TABLE 8-2. V.35 34-PIN AND 37-PIN CONNECTOR PINOUT

34-pin <u>#</u>	37-pin* <u>#</u>	CCITT <u>ID</u>	Signal Name	449 <u>Name</u>
Α	1	101	Shield	FG
	4	103	Transmitted Data	SD+
P S Y	22	103	Transmitted Data	SD-**
Υ	5	114	Transmitter Signal Element Timing (DCE Source)	ST+
a/AA	23	114	Transmitter Signal Élement Timing (DCE Source)	ST-
R	6	104	Received Data	RD+
T	24	104	Received Data	RD-
V	8	115	Receiver Signal Element Timing (DCE Source)	RT+
X	26	115	Receiver Signal Element Timing (DCE Source)	RT-
H	30	108/2	DTE Ready	TR
В	12	102	Signal Ground	SG
B C	7	105	Request to Send	RS
B***	25	102	Signal Ground	SG
K	10	141	Local Test Loopback	LL(LT)
В	28	102	Signal Ground	SG
U	17	113	Transmitter Signal Elem Timing (DTE Source)	SG-
W	35	113	Transmitter Signal Elem Timing S (DTE Source)	5G-
Ε	11	107	DĈE Ready	RR
B	29	102	Signal Ground	SG
D	9	106	Clear to Send	CS
B***	27	102	Signal Ground	SG
F	13	109	Received Ready	RR
В	31	102	Signal Ground	SG
В	19	102	Signal Ground	SG
В	37	102	Signal Ground	SG

^{*} This information represents a straight cable to a V.35 DCE. ** The + and - symbols, used in EIA-449, correspond to A and B,

respectively, in V.35 terminology.

*** Internally reflected clocks are supplied on pins TT.

**** V.35 in 34 pin connector is labeled as pin B Signal Ground.

•	30E P1 -37S				/30E P2 C-37S
Pin#	Signa	1	S	ignal	C-3/3 Pin#
+/-	+/-		Shield	+/-	+/-
1	FG	>+	+<	FG	1
P/S	SD	Pair #		SD	4/22
Y/AA	ST	(-7		ST	5/23
R/T	RD	(-/		RD	6/24
V/X H/B	RT TR	>-(4)		RT TR	8/26 30/12
C/B K/B	RS LL	>-(5)		RS LL	7/25 10/28
U/W	TT	>-(6)		TT	17/35
E/B		>-(7)		DM	11/29
D/B	0\$	>-(8)		CS	9/27
F/B	DM RR	>-(9)		RR	13/31
B/B	SG	>-(10)		SG	19/37
		>-(12)			

FIGURE 8-2. CABLE EXAMPLE: C/30E PSN TO REMOTE V.35 PSN

CHAPTER 9. BELL 303 NEIGHBOR OR NEARBY TRUNK INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the BELL 303 DTE interface that connects the C/30E PSN with a modem. This interface is in conformance with the BELL 303 standard, cited in chapter of this guide. The BELL 303 interface is used only where an existing non-DDN-standard PSN provides such an interface, and it is not feasible to install a MIL-STD-188-114 balanced interface prior to upgrading the entire node to DDN-standard (MIL-STD-188-114 balanced serial PSN interfaces). DDN supports Extended Modem Looping (XMOD) through the BELL 303 interface. For ease of reference, table 9-1 equates the EIA-449, BELL 303, and CCITT interface signal names. In the remainder of the BELL 303 discussion, the EIA-449 signal name will be used.

2. Electrical Characteristics.

a. <u>Voltage Levels and Signaling Sense</u>. The electrical measurements of the C/30E interface circuits are in accordance with Bell 303. The cable drivers operate into, and the cable terminators operate from coaxial cables, with 75 ohms to 120 ohms characteristic impedance. The high speed interface is provided on a current switching basis. A binary "1", Control "OFF" or "marking" signal is represented by a current less than 5 ma into 100 ohms. A binary "0", Control "ON" or "spacing" signal is represented by a current greater than 23 ma into 100 ohms. All interchange circuits are fail-safe in that an open circuit is considered a control OFF or Mark Hold condition.

The above-mentioned currents are supplied at the output of the cable drivers. The open circuit voltage of the terminator will range between -1.3 and -0.8 volts. The negative voltage is added by a bias in the terminator. With greater than 23 ma into 100 ohms supplied to a cable terminator, the terminator input voltage is more positive than +1.0 volts. An open circuit must be recognized by a terminator as OFF, as mentioned above.

TABLE 9-1. SIGNAL NAME EQUIVALENCY TABLE

<u>EIA-449</u>		ŒIL		<u>œ</u> Ш	
D	<u>Name</u>	D	<u>Name</u>	D	Name
SG	Signal Ground		Ground in Sleeves	102	Signal Ground
SS SC SD FD	Send Camron			102a	DTE Common
RC C	Receive Common		Count Date	102b	DCE Carmon
an An	Send Data Receive Data	E K	Send Data Received Data	103 104	Transmitted Data Received Data
RS RS	Request To Send		neceived baca	105	Request To Send
ä	Clear To Send			106	Ready For Sendin
Ď	Data Mode			107	Data Set Ready
TR	Terminal Ready				
FR	Receiver Ready			108/2 109	Data Terminal Re Data Channel Rec
	receive ressy			103	Signal Detector
IS	Terminal In Service				
SR.	Signal ing Rate Selector			111	Data Signaling R Selector (DTE S
SI	Signal ing Rate Indicator			112	Data Signaling R Selector (DCE S
NS	New Signal				45.303. (23.2.3
π	Terminal Timing			113	Transmitter Sign
ST	Send Timing	J	Serial Clock Transmit	114	Transmitter Sign
rt	Receive Timing	L :	Transillic Serial Clock Receive	115	Timing (DCE Sou Receiver Signal
• • • • • • • • • • • • • • • • • • • •	1 111119	_	(DCE Source)	410	Timing (DCE Sou
SZ	Select Standby		,	116	Select Standby
SF.	Select Frequency			126	Select Transmit
Π̈́	Local Loopback	G	Local Test	141	Local Loopback
RL	Remote Loopback			140	Remote Loopback

b. <u>Clocking</u>. Two fantails, MMI and MML, provide the connectors that terminate cables from all I/O interfaces. The MMI fantail connector is configured as a DTE. When the MMI fantail is used, the DCE must provide clock because the MMI fantail does not support clock-sourcing capability. The MML, a clock-sourcing enhanced fantail, is configured as a DCE and provides clock.

- (1) MML Clock Rates. MML and MMI interface hardware support any external clock between 1.2 kb/s and 112 kb/s. However, DDN policy states that the minimum PSN bit rate be 9.6 kb/s. When MML clock-sourcing capability is used, the MML on-board clock generator provides the following frequencies: 230.4 kb, 50 kb, 19.2 kb. The 230.4 kb rate is not supported by operational software.
- (2) <u>Maximum Cable Length</u>. The maximum length of the cable is 50 feet. The MMI-configured PSN connector has a DC-37P type (male) as the DTE and the MML-configured PSN connector has a DC-37S (female) as the DCE. Cable lengths greater than 200 feet may be possible. The BELL 303 specification, section 7, should be consulted.
- d. <u>Interchange Circuits</u>. The BELL 303 interface is provided by the MMI motherboard upon which is attached an MMI/MML daughterboard.
- (1) <u>Electrical Use of Interchange Circuits</u>. The DDN electrical use of interchange circuits is either static or active. Static circuits are tied by the hardware so that the signal state remains constant on the line, either ON or OFF. Active circuits change their state under program control. DDN use of the interchange circuits is shown in table 9-2.
- (2) <u>Software Use of Interchange Circuits</u>. Interchange circuit signals are used by the software in different ways. Active circuits are under program control: the software can react to a received signal when it changes, and the software can assert a transmitted signal when necessary (such as LL, which can be used by operations personnel for testing connections). Unsupported circuits either are not read by the software or a value is written to the circuit by the software. That value does not change during operation. Table 9-2 provides a list of circuits and their use.
- (3) <u>Interchange Circuit Definitions</u>. For additional information about these interchange circuits, see EIA Standard 449. The following descriptions assume use of full period/full duplex circuits, with flow control handled at higher levels.
 - (a) Signal Ground. See EIA Standard 449.
 - (b) Send Data. See EIA Standard 449.
 - (c) Receive Data. See EIA Standard 449.
 - (d) Send Timing. See EIA Standard 449.
 - (e) Receive Timing. See EIA Standard 449.
- (f) <u>Local Loopback</u>. LL is asserted OFF by PSN software when the link is initialized. LL can be controlled by the Monitoring Center.

TABLE 9-2. BELL 303 TRUNK INTERCHANGE CIRCUIT USE

449 <u>I</u> D	EIA-449 Name	Source		uired State of <u>Comments</u> 1/Status Signals	
21 80 83 83	Signal Ground Send Data Receive Data Send Timing	DITE/DOE DITE DOE DOE	Ground in Sleeve Active Active Active	n/a n/a n/a n/a	Ground Data Circuit Data Circuit Timing circuit for
RT 	Receive Timing	DŒ.	Active	N/A ett	Data when DCE prov Timing circuit for Data when DCE prov
Щ	Locai Loopback	DTE	Active	OFF	Initialized to OFF Available for Moni Control through XM

NOTE: N/A = Not Applicable

- 3. Mechanical Characteristics. All BELL 303 connectors offered for the C/30E meet the following specifications.
- a. <u>Interface Connectors</u>. The C/30E MMI/MML BELL 303 connector DC-37P type (male) connectors.
- (1) Intermating dimensions are in accordance with EIA Standard 449, section 3.3.1.
- (2) The means for C/30E DTE connectors to latch and unlatch from the latching blocks on the DCE connector are within the dimensions specified in EIA Standard 449, section 3.3.2. DDN uses the English 4-40 thread latching block.
- b. <u>Connector Contact Assignments</u>. All C/30E BELL 303 contact assignments, as shown in table 9-3, provide the DDN standard node connector pinout. The signals are used asspecified in EIA Standard 449 section 2.d.3.

TABLE 9-3. DDN STANDARD NODE EIA-449 (DTE) CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
8	SD	103	Send Data
27	SG	102	Signal Ground
12	ST	114	Send Timing
31	SG	102	Signal Ground
10	RD	104	Receive Data
29	SG	102	Signal Ground
6	RT	115	Receive Timing
25	SG	102	Signal Ground
11	LL	141	Local Loopback
30	SG	102	Signal Ground

4. <u>Interconnecting Cables</u>.

- a. Interconnecting cables must be low capacitance, multiple twisted pair that result in a transmission line with a nominal characteristic impedance on the order of 100 ohms to frequencies greater than 100 kHz, and a dc series loop resistance not exceeding 240 ohms. The overall braid shield must have at least 85% coverage.
- (1) <u>Conductor Size.</u> Interconnecting cables or wires should be composed of wires of a 24 AWG or larger conductor for solid or stranded copper wires, or for non-copper conductors a sufficient size to yield a dc wire resistance not to exceed 30 ohms/1000 feet per conductor.
- (2) <u>Mutual Pair Capacitance</u>. The capacitance between one wire in the pair to the other wire in the pair should not exceed 20 picofarads/foot, and the value should be reasonably uniform over the length of the wire or cable.
- (3) <u>Stray Capacitance</u>. The capacitance between one wire in the cable to all others in the cable sheath, with all others connected to ground, should not exceed 40 picofarads/foot, and should be reasonably uniform for a given conductor over the length of the wire or cable.
- (4) Pair-to-Pair Balanced Crosstalk. The crosstalk from on pair of wires to any other pair in the same cable sheath should have a minimum value of 40 dB attenuation measured at 150 kHz.
- b. Figure 9-1 is a cabling diagram of a C/30E PSN connected to a nearby BELL 303 PSN, and figure 9-2 is an example of a cable used to interconnect them.




FIGURE 9-1. BELL 303 MMI TO BELL 303 MML CABLING EXAMPLE

-			İ	/30E P2 C-37P
Signa				
		Shield	+/-	+/-
FG	>+	+<	FG	1
SD	Pair # >-(1)		SD	8/27
ST	>-(2)		ST	12/31
RD	>-(3)	<	RD	10/29
RC	>-(4)		RC	6/25
LL	>-(5)		LL	11/30
	1 37S Signal +/- FG SD ST RD	1 37S Signal +/- Shield FG >+ Pair # SD >-(1) ST >-(2) RD >-(3) RC >-(4)	1 37S Signal +/- Shield FG > Pair # SD >-(1) ST >-(2) RD >-(3) RC >-(4)	1 37S DO Signal Signal +/- Shield Shield +/- FG > FG

FIGURE 9-2. BELL 303 TRUNK INTERFACE CABLING EXAMPLE

CHAPTER 10. BELL 303 REMOTE TRUNK INTERFACE

1. Overview. This chapter describes the electrical and mechanical characteristics of the BELL 303 balanced remote trunk interface. This chapter documents the interface between the remote modem and the PSN (demarcation point A in figure 10-1)with no intervening cryptographic devices (KG-84As). The DDN standard is a MIL-STD-188-114 balanced interface, and the BELL 303 is used only when it is not feasible to install the standard. DDN supports Extended Modem Looping (XMOD) through the BELL 303 interface.

2. <u>Electrical Characteristics</u>.

a. $\underline{\text{Voltage Levels and Signaling Sense}}$. The modems used will conform to BELL 303.

b. Clocking.

(1) <u>Modem Clocking</u>. The modem supplies timing on the Send Timing and Receive Timing circuits. Terminal Timing is not supported for remote PSN interfaces. While the DDN hardware will support between 1.2 kb/s and 64 kb/s, DDN policy is that the minimum PSN access rate be 9.6 kb/s.




FIGURE 10-1. DEMARCATION POINT "A" BETWEEN THE C/30E AND REMOTE C/30E

c. Bit Rate and Cable Length.

(1) <u>Maximum Cable Length</u>. The maximum cable length between the remote modem and the PSN is 50 feet; however, in some special applications cable lengths more than 200 feet are possible. Refer to the BELL 303 specification section 7.0 for details.

d. Interchange Circuits.

(1) C/30E Local Modem Interface.

- (a) Signal flow between the C/30E and the local modem is shown in figure 6-3. This interface and associated hardware are provided by DDN. This DCE interface uses BELL 303 pin assignments.
- (b) As shown in figure 10-2, the supported signals are Send Data (SD), Serial Clock Transmit (ST), Receive Data (RD), and Serial Clock Receive (SR) and Local Test (LL).

3. Mechanical Characteristics.

- a. <u>Interface Connectors</u>. The PSN end of the cable has a connector of the DC-37S type (female) and the DCE end of the cable connector has a Burndy MD12MXP-17TC plug with a Burndy M2H5ORC-1P2 protective shield.
- b. <u>Connector Contact Assignments</u>. Table 10-1 provides the standard DTE pinouts. Table 10-2 provides the standard DCE pinouts, and section 2.d.3 of the EIA Standard 449 provides circuit descriptions.

TABLE 10-1. DTE INTERFACE CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>	
8	SD	103	Send Data	
27	SG	102	Signal Ground	
12	ST	114	Send Timing	
31	SG	102	Signal Ground	
10	RD	104	Receive Data	
29	SG	102	Signal Ground	
6	RT	115	Receive Timing	
25	SG	102	Signal Ground	
11	LL	141	Local Loopback	
30	SG	102	Signal Ground	

•	30E 21 -37S				C/30E P2 DC-37P
Pin#					1 Pin#
+/-	+/-	Shield	Shield	+/-	+/-
1		>+	+<		1
8/27	SD	Pair # >-(1)	<	SD	E/SLEEVE
12/31	ST	>-(2)		ST	J/SLEEVE
10/29	RD	>-(3)		RD	K/SLEEVE
6/25	RC	>-(4)		RC	L/SLEEVE
11/30	LL	>-(5)		ΓΓ	G/SLEEVE

FIGURE 10-2. BELL 303 REMOTE TRUNK INTERCHANGE CIRCUIT USE

TABLE 10-2. DCE BELL 303 INTERFACE CONECTOR PINOUT

	<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	<u>Name</u>
Mandato	ory			
	E SLEEVE J SLEEVE K SLEEVE L SLEEVE	SD SG ST SG RD SG RT SG	103 102 114 102 104 102 115 102	Send Data Signal Ground Send Timing Signal Ground Receive Data Signal Ground Receive Timing Signal Ground
Optiona	1			
	G SLEEVE	LL SG	141 102	Local Loopback "D" Loop (Reserved)

TABLE 10-3 KGAB - REMOTE MODEM CONNECTOR PINOUT

<u>Pin</u>	EIA <u>ID</u>	CCITT <u>ID</u>	Name
Mandatory			
1 2 3 4 5 6 7 8 9 10 11 14 15 24 25	FG SD + ST - ST - RD + RD - RT + TR - TR + TR - SG SG TT +	103 103 114 114 104 104 115 115 108.2 108.2 102 102 113	Frame Ground Send Data Send Data Send Timing Send Timing Receive Data Receive Data Receive Timing Receive Timing Terminal Ready Terminal Ready Signal Ground Signal Ground Terminal Timing Terminal Timing
Optional			
12 13 16 17 18 19 20 21 22	CS + CS - CL + CL - RL + RL - DL + DL - LL + LL -	106 106 140 140 141 141	Clear to Send Clear to Send "C" Loop (KG-84A Loop) "C" Loop (KG-84A Loop) Remote Loopback Remote Loopback "D" Loop (Reserved) "D" Loop (Reserved) Local Loopback Local Loopback

4. Interconnecting Cables. Figure 10-1 provides a cabling diagram of a configuration with a C/30E and a BELL 303 modem. Table 10-3 describes the cable used for interconnecting these devices.

TABLE 10-4. REMOTE INTERFACE CABLES

<u>Connection</u>	BBNCC P/N#	Description
PSN IMP/MII to BELL 303	2405537G01	5-pr, PSN/MII BELL 303 to BELL 303 Modem